| Motore di ricerca datesheet componenti elettronici |
|
EM78P468NBQS/NBQJ Scheda tecnica(PDF) 29 Page - ELAN Microelectronics Corp |
|
|
|||||||||||||||||||||||||||||
EM78P468NBQS/NBQJ Scheda tecnica(HTML) 29 Page - ELAN Microelectronics Corp |
|
29 / 82 page ![]() EM78P468N/L 8-Bit Microcontroller Product Specification (V1.6) 12.31.2007 • 23 (This specification is subject to change without further notice) 6.3 TCC and WDT Prescaler Two 8-bit counters are available as prescalers for the TCC (Time Clock Counter) and WDT (Watchdog Timer). The TCCP2~TCCP0 bits of the IOC71 register are used to determine the ratio of the TCC prescaler. Likewise, the WDTP2~WDTP0 bits of the IOC81 register are used to determine the WDT prescaler. The TCC prescaler (TCCP2~TCCP0) is cleared by the instructions each time they are written into TCC, while the WDT prescaler is cleared by the “WDTC” and “SLEP” instructions. Fig.7 depicts the circuit diagram of TCC and WDT. R1 (TCC) is an 8-bit timer/counter. The clock source of TCC can be selected by internal instruction clock or external signal input (edge selectable from the TCC control register). If the TCC signal source is from the internal instruction clock, the TCC will be incremented by 1 at every instruction cycle (without prescaler). If the TCC signal source is from an external clock input, the TCC will be incremented by 1 at every falling edge or rising edge of the TCC pin. The Watchdog Timer is a free running on sub-oscillator. The WDT will keep on running even after the oscillator driver has been turned off. During Normal mode, Green mode, or Idle mode operation, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled at any time during the Normal mode and Green mode by software programming. Refer to WDTE bit of IOC81 register. The WDT time-out period is equal to (prescaler × 256 / (Fs/2)). TCC Pin MUX Instruction Clock = Fosc /2 Fosc: CPU operate frequency TCC (R1) Prescaler TCCP2~0 (IOC71) 8 to 1 MUX TE (IOC71) Data Bus TCCoverflow interrupt PSRE (IOC71) TS (IOC71) Fig. 6-4(a) Block Diagram of TCC 8 bit counter WDT Prescaler WDTP2~0 (IOC81) Fs/2 (Fs:Sub oscillator) 8 to 1 MUX WDT Time out WDTE (IOC81) Fig. 6-4(b) Block Diagram of WDT |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |