| Motore di ricerca datesheet componenti elettronici |
|
ADRF5714BCCZN-R7 Scheda tecnica(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADRF5714BCCZN-R7 Scheda tecnica(HTML) 12 Page - Analog Devices |
|
12 / 14 page ![]() Data Sheet ADRF5714 THEORY OF OPERATION analog.com Rev. 0 | 12 of 14 The ADRF5714 incorporates a 1-bit attenuator that offers an attenu- ation range of 16 dB. The ADRF5714 has a digital control input, D0, to select the desired state, as shown in Figure 19. See Table 7 for the truth table. Table 7. Truth Table Digital Control Input (D0) Attenuation State (dB) Low 0 (reference) High 16 Figure 19. Simplified Circuit Diagram RF INPUT AND OUTPUT Both RF ports (ATTIN and ATTOUT) are DC-coupled to 0 V. No DC blocking is required at the RF ports when the RF line potential is equal to 0 V. The RF ports are internally matched to 50 Ω. Therefore, external matching components are not required. The ADRF5714 supports bidirectional operation at the same power level. The power handling of the ATTIN and ATTOUT ports are the same. Refer to the RF input power specifications in Table 1. The ADRF5714 can operate with a single positive supply voltage applied to the VDD pin, and the VSS pin connected to ground. However, some performance degradations can occur in the input compression and input third-order intercept (see Table 2). POWER SUPPLY The ADRF5714 requires a positive supply voltage applied to the VDD pin, and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to filter high frequency noise. The ideal power-up sequence is as follows: 1. Connect GND. 2. Power up VDD and VSS. Power up VSS after VDD to avoid current transients on VDD during ramp up. 3. Apply the digital control input. However, powering the digital control input before the VDD supply can inadvertently forward bias and damage the internal ESD protection structures. To avoid this damage, use a series 1 kΩ resistor to limit the current flowing into the control pin. Use pull-up or pull-down resistors if the controller output is in a high impedance state after VDD is powered up and the control pin is not driven to a valid logic state. 4. Apply an RF input signal to ATTIN or ATTOUT. The ideal power-down sequence is the reverse order of the power- up sequence. |
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |