| Motore di ricerca datesheet componenti elettronici |
|
ST10F268 Scheda tecnica(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F268 Scheda tecnica(HTML) 71 Page - STMicroelectronics |
|
71 / 74 page ![]() ST10F168 71/74 20.5.13 - External Bus Arbitration VDD = 5V ± 10%, VSS = 0V, for Q6 version : TA = -40, +85°C and for Q3 version TA = -40, +125°C, CL = 100pF, unless otherwise specified. Note: 1. Partially tested, guaranted by design characterization. Notes: 1. The ST10F168 will complete the currently running bus cycle before granting bus access. 2. This is the first possibility for BREQ to become active. 3. The CS outputs will be resistive high (pullup) after t64. Symbol Parameter Max. CPU Clock 25MHz Variable CPU Clock 1/2 TCL = 1 to 25MHz Unit Minimum Maximum Minimum Maximum t61 SR HOLD input setup time to CLKOUT 20 – 20 – ns t62 CC CLKOUT to HLDA high or BREQ low delay – 20 – 20 ns t63 CC CLKOUT to HLDA low or BREQ high delay – 20 – 20 ns t64 CC CSx release 1 – 20 – 20 ns t65 CC CSx drive -4 24 -4 24 ns t66 CC Other signals release 1 – 20 – 20 ns t67 CC Other signals drive -4 24 -4 24 ns Figure 30 : External bus arbitration, releasing the bus t61 t63 t66 1) t64 1) 2) t62 3) CLKOUT HOLD HLDA BREQ Others CSx (P6.x) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |