ST62T46B datasheet(43/72 Pages) STMICROELECTRONICS

43 / 72 page

43/72

ST62T46B/E46B

TIMER 1& 2 (Cont’d)

4.2.5 TIMER 2 Registers

Timer Status Control Register (TSCR)

Address: 0D7h

— Read/Write

Bit 7 = TMZ:

Timer Zero bit

A low-to-high transition indicates that the timer

count register has decrement to zero. This

bit

must be cleared by user software before starting a

new count.

Bit 6 = ETI:

Enable Timer Interrup

When set, enables the timer interrupt request. If

ETI=0 the timer interrupt is disabled. If ETI=1 and

TMZ=1 an interrupt request is generated.

Bit 5 = D5:

Reserved

Must be set to “1”.

Bit 4 = D4

Do not care.

Bit 3 = PSI:

Prescaler Initialize Bit

Used to initialize the prescaler and inhibit its count-

ing. When PSI=“0” the prescaler is set to 7Fh and

the counter is inhibited. When PSI=“1” the prescal-

er is enabled to count downwards. As long as

PSI=“0” both counter and prescaler are not run-

ning.

Bit 2, 1, 0 = PS2, PS1, PS0:

Prescaler Mux. Se-

lect. These bits select the division ratio of the pres-

caler register.

Table 14. Prescaler Division Factors

Timer Counter Register (TCR)

Address: 0D6h

—

Read/Write

Bit 7-0 = D7-D0:

Counter Bits.

Prescaler Register PSC

Address: 0D5h

—

Read/Write

Bit 7 = D7: Always read as ”0”.

Bit 6-0 = D6-D0: Prescaler Bits.

TMZ

ETI

PSI

PS2

PS1

PS0

PS2

PS1

PS0

Divided by

128

379

ST62T46B Scheda tecnica(PDF) 43 Page - STMicroelectronics

ST62T46B Scheda tecnica(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Scheda tecnica Scarica

Link URL