Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ST7261 Scheda tecnica(PDF) 14 Page - STMicroelectronics

Il numero della parte ST7261
Spiegazioni elettronici  LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, ROM MEMORY, LVD, WDG, TIMER
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7261 Scheda tecnica(HTML) 14 Page - STMicroelectronics

Back Button ST7261 Datasheet HTML 10Page - STMicroelectronics ST7261 Datasheet HTML 11Page - STMicroelectronics ST7261 Datasheet HTML 12Page - STMicroelectronics ST7261 Datasheet HTML 13Page - STMicroelectronics ST7261 Datasheet HTML 14Page - STMicroelectronics ST7261 Datasheet HTML 15Page - STMicroelectronics ST7261 Datasheet HTML 16Page - STMicroelectronics ST7261 Datasheet HTML 17Page - STMicroelectronics ST7261 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 80 page
background image
ST7261
14/80
5.2 RESET
The Reset procedure is used to provide an orderly
software start-up or to exit low power modes.
Three reset modes are provided: a low voltage re-
set, a watchdog reset and an external reset at the
RESET pin.
A reset causes the reset vector to be fetched from
addresses FFFEh and FFFFh in order to be loaded
into the PC and with program execution starting
from this point.
An internal circuitry provides a 514 CPU clock cy-
cle delay from the time that the oscillator becomes
active.
5.2.1 Low Voltage Reset
Low voltage reset circuitry generates a reset when
VDD is:
s
below VIT+ when VDD is rising,
s
below VIT- when VDD is falling.
During low voltage reset, the RESET pin is held low,
thus permitting the MCU to reset other devices.
The Low Voltage Detector can be disabled by set-
ting the LVD bit of the Option byte.
5.2.2 Watchdog Reset
When a watchdog reset occurs, the RESET pin is
pulled low permitting the MCU to reset other devic-
es as when low voltage reset (Figure 11).
5.2.3 External Reset
The external reset is an active low input signal ap-
plied to the RESET pin of the MCU.
As shown in Figure 14, the RESET signal must
stay low for a minimum of one and a half CPU
clock cycles.
An internal Schmitt trigger at the RESET pin is pro-
vided to improve noise immunity.
Figure 11. Low Voltage Reset functional Diagram
Figure 12. Low Voltage Reset Signal Output
Note: Typical hysteresis (VIT+-VIT-) of 250 mV is
expected
Figure 13. Temporization Timing Diagram after an internal Reset
LOW VOLTAGE
VDD
FROM
WATCHDOG
RESET
RESET
INTERNAL
RESET
RESET
RESET
VDD
VIT+
VIT-
VDD
Addresses
$FFFE
Temporization
VIT+
(514 CPU clock cycles)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com