STA014 datasheet(14/45 Pages) STMICROELECTRONICS

14 / 45 page

5.4 - READ OPERATION (see Fig. 17)

5.4.1 - Current byte address read

The STA014 has an internal byte address

counter. Each time a byte is written or read, this

counter is incremented.

For the current byte address read mode, follow-

ing a START condition the master sends the de-

vice address with the RW bit set to 1.

The STA014 acknowledges this and outputs the

byte addressed by the internal byte address

counter. The master does not acknowledge the

received byte, but terminates the transfer with a

STOP condition.

5.4.2 - Sequential address read

This mode can be initiated with either a current

address read or a random address read. How-

ever in this case the master does acknowledge

the data byte output and the STA014 continues to

output the next byte in sequence.

To terminate the streams of bytes the master

does not acknowledge the last received byte, but

terminates the transfer with a STOP condition.

The output data stream is from consecutive byte

addresses, with the internal byte address counter

automatically incremented after one byte output.

6 - I

2C REGISTERS

The following table gives a description of the

MPEG Source Decoder (STA014) register list.

The first column (HEX_COD) is the hexadecimal

code for the sub-address.

The second column (DEC_COD) is the decimal

code.

The third column (DESCRIPTION) is the descrip-

tion of the information contained in the register.

The fourth column (RESET) inidicate the reset

value if any. When no reset value is specifyed,

the default is "undefined".

The fifth column (R/W) is the flag to distinguish

useful size of the register itself.

Each register is 8 bit wide. The master shall oper-

ate reading or writing on 8 bits only.

2C REGISTERS

HEX_COD

DEC_COD

DESCRIPTION

RESET

R/W

$00

VERSION

R (8)

$01

IDENT

0xAC

R (8)

$05

PLLCTL [7:0]

0xA1

R/W (8)

$06

PLLCTL [20:16] (MF[4:0]=M)

0x0C

R/W (8)

$07

PLLCTL [15:12] (IDF[3:0]=N)

0x00

R/W (8)

$0C

REQ_POL

0x01

R/W (8)

$0D

SCLK_POL

0x04

R/W (8)

$0F

ERROR_CODE

0x00

R (8)

$10

SOFT_RESET

0x00

W (8)

$13

PLAY

0x01

R/W(8)

$14

MUTE

0x00

R/W(8)

$16

CMD_INTERRUPT

0x00

R/W(8)

$18

DATA_REQ_ENABLE

0x00

R/W(8)

$40 - $51

64 - 81

ADPCM_DATA_1 to ADPCM_DATA_18

0x00

R/W (8)

$40

SYNCSTATUS

0x00

R (8)

$41

ANCCOUNT_L

0x00

R (8)

$42

ANCCOUNT_H

0x00

R (8)

$43

HEAD_H[23:16]

0x00

R(8)

$44

HEAD_M[15:8]

0x00

R(8)

$45

HEAD_L[7:0]

0x00

R(8)

$46

DLA

0x00

R/W (8)

$47

DLB

0xFF

R/W (8)

$48

DRA

0x00

R/W (8)

$49

DRB

0xFF

R/W (8)

$4D

CHIP_MODE

0x00

R/W (2)

STA014-STA014B-STA014T

14/45

STA014 Scheda tecnica(PDF) 14 Page - STMicroelectronics

STA014 Scheda tecnica(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Scheda tecnica Scarica

Link URL