| Motore di ricerca datesheet componenti elettronici |
|
STA015 Scheda tecnica(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA015 Scheda tecnica(HTML) 32 Page - STMicroelectronics |
|
32 / 44 page ![]() GPSO_CONF Address: 0xBA (186) Type: R/W Software Reset: 0x00 Hardware Reset: 0x00 MSB LSB b7 b6 b5 b4 b3 b2 b1 b0 X X X X X X GRP GSP GSP: GPSO Sclk polarity Using this bit the GPSO_SCLK polarity can be controlled. Clearing GSP bit data on GPSO_DATA line will be provided on the rising edge of GPSO_SCLK (sampling on falling edge). Setting GSP bit data are provided on falling edge of GPSO_SCLK (sampling on rising edge) GRP: GPSO Request Polarity This bit is used to determine the polarity of GPSO_REQ signal. If GRP bit is cleared data are valid on GPSO_REQ signal high. If this bit is set data are valid on GPSO_REQ signal low ADC_ENABLE Address: 0xBB (187) Type: R/W Software Reset: 0x00 Hardware Reset: 0x00 MSB LSB b7 b6 b5 b4 b3 b2 b1 b0 X X X X X X X ADCEN This register controls if the ADPCM data to be encoded comes from AD interface or from MP3 bitstream input interface. If ADCEN bit is set data to be encoded comes from ADC interface, otherwise data comes from MP3 stream interface ADC_CONF Address: 0xBC (188) Type: R/W Software Reset: 0x00 Hardware Reset: 0x00 MSB LSB b7 b6 b5 b4 b3 b2 b1 b0 X X X ALRCS ALRCP ASCP ADC AIIS Using this register the ADC input interface can be configured as follow: AIIS: ADC I2S mode 0 = sample word must be aligned with LRCK (no I 2S mode) 1 = sample word not aligned with LRCK (I 2S compliant mode) ADC: ADC Data Config. 0 = sample word is LSB first 1 = sample word is MSB first ASCP: ADC Serial Clock Polarity 0 = Data is sampled on rising edge 1 = Data is sampled an falling edge ALRCP: ADC Left/Right Clock Polarity ALRCS: ADC Left/Right Clock Start value this two bits permit to determine Left/Right clock usage according to the following table: ALRCP ALRCS LEFT/RIGHT COUPLE 0 0 (Data1, Data2) (Data3, Data4) 1 0 (0, 1) (2, 3) 0 1 (0, 1) (2, 3) 1 1 (1, 2) (3, 4) DATA 0 LRCK DATA DATA 1 DATA 2 DATA 3 DATA 4 D99AU1065 STA015-STA015B-STA015T 32/44 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |