TMS320DM335 datasheet(83/156 Pages) TI

83 / 156 page

3.11.2 PLL Configuration

3.11.3 Power Domain and Module State Configuration

TMS320DM335

Digital Media System-on-Chip (DMSoC)

www.ti.com

SPRS528 – JULY 2008

After POR, warm reset, and max reset, the PLLs and clocks are set to their default configurations. The

PLLs are in bypass mode and disabled by default. This means that the input reference clock at MXI1

(typically 24 MHz) drives the chip after reset. For more information on device clocking, see Section 3.5

and Section 3.6. The default state of the PLLs is reflected in the default state of the register bits in the

PLLC registers. Refer to the TMS320DM335 Digital Media System-on-Chip (DMSoC) ARM Subsystem

Reference Guide (literature number SPRUFX7) for PLLC register descriptions.

Only a subset of modules are enabled after reset by default. Table 3-20 shows which modules are

enabled after reset. Table 3-20 as shows that the following modules are enabled depending on the

sampled state of the device configuration pins: EDMA (CC and TC0), AEMIF, MMC/SD0, UART0, and

Timer0. For example, UART0 is enabled after reset when the device configuration pins (BTSEL[1:0] = 11 -

Enable UART) select UART boot mode. For more information on module configuration refer to .

Submit Documentation Feedback

Detailed Device Description

TMS320DM335 Scheda tecnica(PDF) 83 Page - Texas Instruments