Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

C164SL Scheda tecnica(PDF) 59 Page - Infineon Technologies AG

Il numero della parte C164SL
Spiegazioni elettronici  16-Bit Single-Chip Microcontroller
PDF  484 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INFINEON [Infineon Technologies AG]
Homepage  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C164SL Scheda tecnica(HTML) 59 Page - Infineon Technologies AG

Back Button C164SL Datasheet HTML 55Page - Infineon Technologies AG C164SL Datasheet HTML 56Page - Infineon Technologies AG C164SL Datasheet HTML 57Page - Infineon Technologies AG C164SL Datasheet HTML 58Page - Infineon Technologies AG C164SL Datasheet HTML 59Page - Infineon Technologies AG C164SL Datasheet HTML 60Page - Infineon Technologies AG C164SL Datasheet HTML 61Page - Infineon Technologies AG C164SL Datasheet HTML 62Page - Infineon Technologies AG C164SL Datasheet HTML 63Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 484 page
background image
C164CI/C164SI
Derivatives
Central Processing Unit (CPU)
User’s Manual
4-1
V3.1, 2002-02
4
Central Processing Unit (CPU)
Basic tasks of the Central Processing Unit (CPU) are to fetch and decode instructions,
to supply operands for the Arithmetic and Logic unit (ALU), to perform operations on
these operands in the ALU, and to store the previously calculated results. As the CPU is
the main engine of the C164CI microcontroller, it is also affected by certain actions of the
peripheral subsystem.
Because a four stage pipeline is implemented in the C164CI, up to four instructions can
be processed in parallel. Most instructions of the C164CI are executed in one machine
cycle (2 CPU clock periods) due to this parallelism.
This chapter describes how the pipeline works for sequential and branch instructions in
general, and the hardware provisions which have been made to speed up execution of
jump instructions in particular. General instruction timing is described including standard
and exceptional timing.
While internal memory accesses are normally performed by the CPU itself, external
peripheral or memory accesses are performed by a particular on-chip External Bus
Controller (EBC) which is invoked automatically by the CPU whenever a code or data
address refers to the external address space.
Figure 4-1
CPU Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com