STLC5460 datasheet(19/54 Pages) STMICROELECTRONICS

19 / 54 page

IM0

Incoming Multiplex 0 Assignment.

IM0

Incoming Multiplex 0 receives data from

Pin DIN 0 (Default Value)

Pin DIN 1

OUTPUT MULTIPLEX ASSIGNMENT REGISTER (OMASS)

DO1

DO0

After Reset 04 (H)

DO1

Output 1 Pin Assignment.

DO1

DOUT 1 pin receives data from

Outgoing Multiplex 0

Outgoing Multiplex 1 (Default value)

DO0

Output 0 Pin Assignment.

DO1

DOUT 0 pin receives data from

Outgoing Multiplex 0 (Default value)

Outgoing Multiplex 1

WORKING REGISTER DESCRIPTION

Command Register (CMR)

R/W

CR5

CR4

CR3

CR2

CR1

CR0

After Reset 00 (H)

R/W

Read/Write

R/W = 0. Write memory.

Address bits are provided by the Destination Register (DST)

Data bits are provided by the Source Register (SRC)

R/W = 1. Read Memory.

Address bits are provided by the Destination Register (DST)

Data bits will be in Source Register (SRC) when BUSY (Status Register) will go to ”0”.

Command memory.

CM = 1 Access to Command Memory

CM = 0 Access to Auxiliary Memory.

CR 5/0

The meaning of these bits depends on the value of CM and R/W. The description is

given thereafter.

CM = 1

Command Memory

CM = 0

Auxiliary Memory

Command Register Bit 5 to 0

Subchannel configuration

Command if Write Memory

Status if Read Memory

Source Register

1 of 192 Input Time Slots or 1 of

2 Insertion Registers

Byte if MON channel or Primitive

if C/I channel.

Destination Register

1 of 192 Output Time Slots or 1

of 2 Extraction Registers

1 of 16 MON channels

or 1 of 16 C/I channels

Following you will find a detailed explanation case by case of the meaning of all the bits of this register.

STLC5460

19/54

STLC5460 Scheda tecnica(PDF) 19 Page - STMicroelectronics

STLC5460 Scheda tecnica(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Scheda tecnica Scarica

Link URL