Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ST62E03BMA/CCCE Scheda tecnica(PDF) 23 Page - STMicroelectronics

Il numero della parte ST62E03BMA/CCCE
Spiegazioni elettronici  8-BIT MCUs WITH A/D CONVERTER, TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST62E03BMA/CCCE Scheda tecnica(HTML) 23 Page - STMicroelectronics

Back Button ST62E03BMA/CCCE Datasheet HTML 19Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 20Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 21Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 22Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 23Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 24Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 25Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 26Page - STMicroelectronics ST62E03BMA/CCCE Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 96 page
background image
ST6200CM-Auto/ ST6201CM-Auto/ST6203CM-Auto
23/96
6.1 RESET
6.1.1 Introduction
The MCU can be reset in three ways:
A low pulse input on the RESET pin
Internal Watchdog reset
Internal Low Voltage Detector (LVD) reset
6.1.2 RESET Sequence
The basic RESET sequence consists of 3 main
phases:
Internal (watchdog or LVD) or external Reset
event
A delay of 2048 clock (fINT) cycles
RESET vector fetch
The reset delay allows the oscillator to stabilise
and ensures that recovery has taken place from
the Reset state.
The RESET vector fetch phase duration is 2 clock
cycles.
When a reset occurs:
– The stack is cleared
– The PC is loaded with the address of the Reset
vector. It is located in program ROM starting at
address 0FFEh.
A jump to the beginning of the user program must
be coded at this address.
– The interrupt flag is automatically set, so that the
CPU is in Non Maskable Interrupt mode. This
prevents the initialization routine from being in-
terrupted. The initialization routine should there-
fore be terminated by a RETI instruction, in order
to go back to normal mode.
Figure 13. RESET Sequence
VDD
RESET PIN
WATCHDOG
VIT+
VIT-
WATCHDOG UNDERFLOW
RESET
2048 CLOCK CYCLE (fINT) DELAY
LVD
RESET
INTERNAL
RUN
RESET
RUN
RUN
RUN
RESET
RESET
RESET
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com