ST62E03LMCSLASHCCCE datasheet(27/96 Pages) STMICROELECTRONICS

27 / 96 page

ST6200CM-Auto/ ST6201CM-Auto/ST6203CM-Auto

27/96

6.3

INTERRUPT

RULES

AND

PRIORITY

MANAGEMENT

■ A Reset can interrupt the NMI and peripheral

interrupt routines

■ The Non Maskable Interrupt request has the

highest priority and can interrupt any peripheral

interrupt routine at any time but cannot interrupt

another NMI interrupt.

■ No peripheral interrupt can interrupt another. If

more than one interrupt request is pending,

these are processed by the processor core

according to their priority level: vector #1 has the

highest priority while vector #4 the lowest. The

priority of each interrupt source is fixed by

hardware (see Interrupt Mapping table).

6.4 INTERRUPTS AND LOW POWER MODES

All interrupts cause the processor to exit from

WAIT mode. Only the external and some specific

interrupts from the on-chip peripherals cause the

processor to exit from STOP mode (refer to the

“Exit from STOP“ column in the Interrupt Mapping

Table).

6.5 NON MASKABLE INTERRUPT

This interrupt is triggered when a falling edge oc-

curs on the NMI pin regardless of the state of the

GEN bit in the IOR register. An interrupt request

on NMI vector #0 is latched by a flip flop which is

automatically reset by the core at the beginning of

the NMI service routine.

6.6 PERIPHERAL INTERRUPTS

Different peripheral interrupt flags in the peripheral

control registers are able to cause an interrupt

when they are active if both:

– The GEN bit of the IOR register is set

– The corresponding enable bit is set in the periph-

eral control register.

Peripheral interrupts are linked to vectors #3 and

#4. Interrupt requests are flagged by a bit in their

corresponding control register. This means that a

request cannot be lost, because the flag bit must

be cleared by user software.

ST62E03LMC/CCCE Scheda tecnica(PDF) 27 Page - STMicroelectronics

ST62E03LMC/CCCE Scheda tecnica(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Scheda tecnica Scarica

Link URL