Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

M41ST87YMX6 Scheda tecnica(PDF) 24 Page - STMicroelectronics

Il numero della parte M41ST87YMX6
Spiegazioni elettronici  5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41ST87YMX6 Scheda tecnica(HTML) 24 Page - STMicroelectronics

Back Button M41ST87YMX6 Datasheet HTML 20Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 21Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 22Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 23Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 24Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 25Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 26Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 27Page - STMicroelectronics M41ST87YMX6 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 48 page
background image
Operating modes
M41ST87Y, M41ST87W
24/48
Table 5.
Tamper detect timing
Figure 19.
RAM clear hardware hookup
1.
Most inverting charge pumps drive OUT to ground when device shut down is enabled (SHDN = logic low). Therefore, an n-
channel enhancement mode MOSFET should be used to isolate the OUT pin from the VOUT of the M41ST87.
2.
In order to avoid turning on an on-chip parasitic diode when driving VOUT negative, a p-channel enhancement mode
MOSFET should be used to isolate the VOUT pin from the negative voltage generated by the inverting charge pump.
2.7
Tamper detection operation
The tamper pins are triggered based on the state of an external switch. Two switch mode
options are available, “normally open” or “normally closed,” based on the setting of the
Symbol
Parameter
CLRPW
1
CLRPW
0
Min
Typ
Max
Unit
tCLRD
(1)
1.
With input capacitance = 70 pF and resistance = 50
Ω.
Tamper RAM clear ext delay
X
X
1.0(2)
2.
If the OF bit is set, tCLRD(min) = 0.5 ms.
1.5
2.0
ms
tCLR
Tamper clear timing
00
1
s
01
4
s
10
8
s
11
16
s
AI07804
VCC
PFO1
EX
SCL
M41ST87Y/W
WDI
RSTIN1
RSTIN2
PFI1
PFI2
VSS
VBAT
F32k
IRQ/OUT
SQW/FT
RST
VOUT
ECON
SDA
CAP+ CAP–
Inverting
Charge
Pump
SHDN
OUT
IN
TP1IN
TPCLR
TP2IN
Pushbutton
Reset
PFO2
Low-Power
SRAM
VCC
Negative Output
(–1 x VIN)
E
To RST
To LED Display
(2)
(1)
To NMI
To INT
To 32kHz
Inhibit
5V
Regulator
VCC
VIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com