Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

4282 Scheda tecnica(PDF) 11 Page - Renesas Technology Corp

Il numero della parte 4282
Spiegazioni elettronici  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4282 Scheda tecnica(HTML) 11 Page - Renesas Technology Corp

Back Button 4282 Datasheet HTML 7Page - Renesas Technology Corp 4282 Datasheet HTML 8Page - Renesas Technology Corp 4282 Datasheet HTML 9Page - Renesas Technology Corp 4282 Datasheet HTML 10Page - Renesas Technology Corp 4282 Datasheet HTML 11Page - Renesas Technology Corp 4282 Datasheet HTML 12Page - Renesas Technology Corp 4282 Datasheet HTML 13Page - Renesas Technology Corp 4282 Datasheet HTML 14Page - Renesas Technology Corp 4282 Datasheet HTML 15Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 69 page
background image
Rev.1.33
Mar 18, 2004
page 11 of 67
4282 Group
Fig. 13 Timers structure
XIN
Frequency divider
(divided by 4)
INSTCK
(Instruction clock)
Frequency divider
(divided by 8)
STCK (System clock)
Initializing signal
WRST instruction
System reset
INSTCK
Q
S
R
CCK instruction
Initializing signal
(Note 4)
(Note 3)
Synchronous
circuit
14-bit timer (WDT)
13
0
5
Initializing signal
(Note 4)
WDF1 WDF2
(Note 1)
0
1
V10
CARRY
1
0
V11
Reload register R1 (8)
Timer 1 (8)
Register B
Register A
(T1AB)
(TAB1)
(Note 2)
T1F
SNZT1 instruction
Timer 1 underflow signal
(to port CARR)
Register A
Register A
Reload control circuit
(TAB2)
V22
Q
R
T
T2F
Register B
(T2AB)
Reload register R2L (8)
Timer 2(8)
Register B
(T2HAB)
Reload register R2H (8)
0
1
V20 (Note 1)
V21
0
1
(TAB2)
(T2AB)
CARRYD
(to port CARR)
T2F
V23
SNZT2
instruction
XIN
D
T
Q
R
V10
Carrier wave output control signal
V12
Port CARR
SCAR instruction
SQ
R
RCAR instruction
CAR flag
CARRY
(to timer 1)
Timer 1 underflow signal
(T2R2L)
(TAB1)
(Note 3)
1/2
Notes 1: Counting is stopped by clearing to “0.”
2: When the T1AB instruction is executed after V1 0 is set to “1,”
writing is performed only to reload register R1.
3: The data of reload register R2L set with the T2AB instruction
can be also written to timer 2 with the T2R2L instruction.
4: The initializing signal is output at reset or RAM back-up mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com