M38263EBFS datasheet(52/91 Pages) RENESAS

52 / 91 page

Rev.1.00

Sep 06, 2006

page 52 of 88

REJ03B0181-0100

3826 Group (One Time PROM version)

Fig. 56 Example of reset circuit

RESET CIRCUIT

When the power source voltage is within limits, and main clock

XIN-XOUT is stable, or a stabilized clock is input to the XIN pin, if

the RESET pin is held at an “L” level for 2 µs or more, the micro-

computer is in an internal reset state. Then the RESET pin is

returned to an “H” level, reset is released after approximate 8200

cycles of f(XIN), the program in address FFFD16 (high-order byte)

Fig. 57 Reset Sequence

and address FFFC16 (low-order byte). Make sure that the reset in-

put voltage is less than 0.2 VCC(min.) for the power source voltage

of VCC(min.).

*VCC(min.) = Minimum value of power supply voltage limits

applied to VCC pin

VCC

RESET

VCC

RESET

Power source

voltage detection

circuit

VCC

RESET

Power on

0.2VCC level

Oscillation stabilized

2 µs

XIN

(Note)

Note: Reset release voltage Vcc = Vcc (min.)

ADL

FFFC

FFFD

ADH,

Undefined

XIN : Approx. 8200 cycles

Note : The frequency of system clock φ is f(XIN) divided by 8.

Reset address from

vector table

RESET

Internal reset

Address

Data

SYNC

System

clock φ

XIN

ADH

ADL

UndefinedUndefined

Undefined

M38263EBFS Scheda tecnica(PDF) 52 Page - Renesas Technology Corp

M38263EBFS Scheda tecnica(HTML) 52 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Scheda tecnica Scarica

Link URL