HD404618TF datasheet(49/91 Pages) RENESAS

49 / 91 page

HD404618 Series

Table 21 Timer Mode Register A

TMA

Bit 3

Bit 2

Bit 1

Bit 0

Source Prescaler, Input Clock Period,

Operating Mode

PSS, 2048 t

cyc

Timer A mode

PSS, 1024 t

cyc

PSS, 512 t

cyc

PSS, 128 t

cyc

PSS, 32 t

cyc

PSS, 8 t

cyc

PSS, 4 t

cyc

PSS, 2 t

cyc

PSW, 32 t

subcyc

Time-base mode

PSW, 16 t

subcyc

PSW, 8 t

subcyc

PSW, 2 t

subcyc

PSW, 1/2 t

subcyc

Not used

PSW, TCA reset

Notes: 1. t

subcyc = 244.14 µs (when 32.768-kHz crystal oscillator is used)

2. Timer counter overflow output period(s) = input clock period(s)

× 256

3. If PSW or TCA reset is selected while the LCD is operating, LCD operation halts (power switch

goes off).

When LCD is connected for display, the PSW and TCA reset periods must be set in the program

to the minimum.

4. In time base mode, the timer counter overflow output cycle must be greater than half of the

interrupt frame period (T/2 = t

RC).

If 1/2 t

subcyc is selected, t RC must be 7.8125 ms ((MIS1, MIS0) = (0, 1), see figure 14).

5. The division ratio must not be modified during time-base mode operation, otherwise an overflow

cycle error will occur.

HD404618TF Scheda tecnica(PDF) 49 Page - Renesas Technology Corp

HD404618TF Scheda tecnica(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Scheda tecnica Scarica

Link URL