3850 datasheet(49/101 Pages) RENESAS

49 / 101 page

Rev.3.01

2003.06.20

page 49 of 98

3850 Group (Spec.H/A)

Fig. 54 Structure of MISRG

[MISRG (MISRG)] 003816

MISRG consists of three control bits (bits 1 to 3) for middle-speed

mode automatic switch and one control bit (bit 0) for oscillation

stabilizing time set after STP instruction released.

By setting the middle-speed mode automatic switch start bit to “1”

while operating in the low-speed mode and setting the middle-

speed mode automatic switch set bit to “1”, XIN oscillation

automatically starts and the mode is automatically switched to the

middle-speed mode.

Fig. 55 System clock generating circuit block diagram (Single-chip mode)

MISRG

(MISRG : address 003816)

Oscillation stabilizing time set after STP instruction

released bit

0: Automatically set “0116” to Timer 1,

“FF16” to Prescaler 12

1: Automatically set nothing

Note:When the mode is automatically switched from the low-speed mode to

the middle-speed mode, the value of CPU mode register (address 003B16)

changes.

Not used (return “0” when read)

Middle-speed mode automatic switch start bit

(Depending on program)

0: Invalid

1: Automatic switch start

Middle-speed mode automatic switch wait time set bit

0: 4.5 to 5.5 machine cycles

1: 6.5 to 7.5 machine cycles

Middle-speed mode automatic switch set bit

0: Not set automatically

1: Automatic switching enable

WIT instruction

STP instruction

Timing

φ (internal clock)

STP instruction

Main clock stop bit

1/2

1/4

XIN

XOUT

XCOUT

XCIN

Interrupt request

Reset

Interrupt disable flag l

1/2

Port XC

switch bit

“1”

“0”

Low-speed mode

High-speed or

middle-speed

mode

Middle-speed mode

High-speed or

low-speed mode

Main clock division ratio

selection bits (Note 1)

Notes 1: Any one of high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register.

When low-speed mode is selected, set port Xc switch bit (b4) to “1”.

2: f(XIN)/16 is supplied as the count source to the prescaler 12 at reset, the count source

before executing the STP instruction is supplied as the count source at executing STP instruction.

3: When bit 0 of MISRG = “0”, the prescaler 12 is set to "FF16" and timer 1 is set to "0116".

When bit 0 of MISRG = “1”, set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to

the prescaler 12 and timer 1.

Main clock division ratio

selection bits (Note 1)

Prescaler 12

Timer 1

Reset or

STP instruction

(Note 2)

Reset

(Note 3)

3850 Scheda tecnica(PDF) 49 Page - Renesas Technology Corp

3850 Scheda tecnica(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL