SH7203 datasheet(73/1686 Pages) RENESAS

73 / 1686 page

Section 2 CPU

Rev. 2.00 Apr. 16, 2008 Page 43 of 1652

REJ09B0313-0200

Bit

Bit Name Initial Value

R/W

Description

31 to 15 —

All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

R/W

BO Bit

Indicates that a register bank has overflowed.

R/W

CS Bit

Indicates that, in CLIP instruction execution, the value

has exceeded the saturation upper-limit value or

fallen below the saturation lower-limit value.

12 to 10 —

All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

—

R/W

—

R/W

M Bit

Q Bit

Used by the DIV0S, DIV0U, and DIV1 instructions.

7 to 4

I[3:0]

1111

R/W

Interrupt Mask Level

3, 2

—

All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

—

R/W

S Bit

Specifies a saturation operation for a MAC

instruction.

—

R/W

T Bit

True/false condition or carry/borrow bit

(2)

Global Base Register (GBR)

GBR is referenced as the base address in a GBR-referencing MOV instruction.

(3)

Vector Base Register (VBR)

VBR is referenced as the branch destination base address in the event of an exception or an

interrupt.

(4)

Jump Table Base Register (TBR)

TBR is referenced as the start address of a function table located in memory in a

JSR/N@@(disp8,TBR) table-referencing subroutine call instruction.

SH7203 Scheda tecnica(PDF) 73 Page - Renesas Technology Corp

SH7203 Scheda tecnica(HTML) 73 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL