M16CSLASH29 datasheet(70/499 Pages) RENESAS

Il numero della parte	M16C/29

Spiegazioni elettronici	RENESAS MCU M16C FAMILY / M16C/Tiny SERIES

PDF	499 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

70 / 499 page

6. Processor Mode

page 46

The internal bus consists of CPU bus, memory bus, and peripheral bus. Bus Interface Unit (BIU) is used to

interfere with CPU, ROM/RAM, and perpheral functions by controling CPU bus, memory bus, and periph-

eral bus. Figure 6.3 shows the block diagram of the internal bus.

CPU

ROM

BIU

I/O

CPU address bus

Memory data bus

DMAC

Memory address bus

Timer

WDT

Serial I/O

ADC

CAN

CRC

Peripheral function

CPU clock

RAM

CPU data bus

Clock

generation

circuit

Figure 6.3 Bus Block Diagram

Table 6.1 Accessible Area and Bus Cycle

The number of bus cycle varies by the internal bus. Table 6.1 lists the accessible area and bus cycle.

Accessible Area

Bus Cycle

SFR

PM20 bit = 0 (2 waits)

3 CPU clock cycles

PM20 bit = 1 (1 wait)

2 CPU clock cycles

ROM/RAM

PM17 bit = 0 (no wait)

1 CPU clock cycle

PM17 bit = 1 (1 wait)

2 CPU clock cycles

M16C/29 Scheda tecnica(PDF) 70 Page - Renesas Technology Corp

M16C/29 Scheda tecnica(HTML) 70 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL