SH7052 datasheet(469/919 Pages) RENESAS

469 / 919 page

443

Table 14.2

Registers (cont)

Channel

Name

Abbreviation R/W

Initial

Value

Address*

Access

Size

Serial mode register 3

SMR3

R/W

H'00

H'FFFFF018

8, 16

Bit rate register 3

BRR3

R/W

H'FF

H'FFFFF019

Serial control register 3

SCR3

R/W

H'00

H'FFFFF01A

Transmit data register 3

TDR3

R/W

H'FF

H'FFFFF01B

Serial status register 3

SSR3

R/(W)*

H'84

H'FFFFF01C

Receive data register 3

RDR3

H'00

H'FFFFF01D

Serial direction control

SDCR3

R/W

H'F2

H'FFFFF01E

Serial mode register 4

SMR4

R/W

H'00

H'FFFFF020

8, 16

Bit rate register 4

BRR4

R/W

H'FF

H'FFFFF021

Serial control register 4

SCR4

R/W

H'00

H'FFFFF022

Transmit data register 4

TDR4

R/W

H'FF

H'FFFFF023

Serial status register 4

SSR4

R/(W)*

H'84

H'FFFFF024

Receive data register 4

RDR4

H'00

H'FFFFF025

Serial direction control

SDCR4

R/W

H'F2

H'FFFFF026

Notes: 1. The only value that can be written is a 0 to clear the flags.

2. Do not access empty addresses.

3. In register access, four or five cycles are required for byte access, and eight or nine

cycles for word access.

14.2

14.2.1

Receive Shift Register (RSR)

The receive shift register (RSR) receives serial data. Data input at the RxD pin is loaded into RSR

in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has

been received, it is automatically transferred to RDR.

The CPU cannot read or write to RSR directly.

Bit:

R/W:

—

SH7052 Scheda tecnica(PDF) 469 Page - Renesas Technology Corp

SH7052 Scheda tecnica(HTML) 469 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL