SH7052 datasheet(121/919 Pages) RENESAS

121 / 919 page

6.5

Interrupt Response Time

Table 6.5 indicates the interrupt response time, which is the time from the occurrence of an

interrupt request until the interrupt exception processing starts and fetching of the first instruction

of the interrupt service routine begins. Figure 6.4 shows an example of pipeline operation when an

IRQ interrupt is accepted.

Table 6.5

Interrupt Response Time

Number of States

Item

NMI, Peripheral

Module

IRQ

Notes

DMAC activation judgment 0 or 1

1 state required for interrupt

signals for which DMAC

activation is possible

Compare identified inter-

rupt priority with SR mask

level

Wait for completion of

sequence currently being

executed by CPU

X (

≥ 0)

The longest sequence is for

interrupt or address-error

exception processing (X = 4

+ m1 + m2 + m3 + m4). If an

interrupt-masking instruction

follows, however, the time

may be even longer.

Time from start of interrupt

exception processing until

fetch of first instruction of

exception service routine

starts

5 + m1 + m2 + m3

Performs the PC and SR

saves and vector address

fetch.

Interrupt

response

Total: (7 or 8) + m1 +

m2 + m3 + X

8 + m1 + m2 +

m3 + X

time

Minimum: 10

0.25 to 0.28 µs at 40 MHz

Maximum: 12 + 2 (m1 + m2 +

m3) + m4

12 + 2 (m1 + m2 +

m3) + m4

0.48 µs at 40 MHz*

Note: * When m1 = m2 = m3 = m4 = 1

m1–m4 are the number of states needed for the following memory accesses.

m1: SR save (longword write)

m2: PC save (longword write)

m3: Vector address read (longword read)

m4: Fetch first instruction of interrupt service routine

SH7052 Scheda tecnica(PDF) 121 Page - Renesas Technology Corp

SH7052 Scheda tecnica(HTML) 121 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL