SH7052 datasheet(334/919 Pages) RENESAS

334 / 919 page

308

Free-Running Counters 6A to 6D and 7A to 7D (TCNT6A to TCNT6D, TCNT7A to

TCNT7D): Free-running counters 6A to 6D and 7A to 7D (TCNT6A to TCNT6D, TCNT7A to

TCNT7D) are 16-bit readable/writable registers. Channel 6 and 7 counts are started by the timer

start register (TSTR2).

The clock input to channels 6 and 7 is selected with prescaler registers 2 and 3 (PSCR2, PSCR3)

and timer control registers 6 and 7 (TCR6, TCR7).

Bit:

Initial value:

R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

TCNT6A to TCNT6D (in non-complementary PWM mode) and TCNT7A to TCNT7D are cleared

by a compare-match with the cycle register (CYLR).

TCNT6A to TCNT6D (in complementary PWM mode) count up and down between zero and the

cycle register value.

TCNT6A to TCNT6D and TCNT7A to TCNT7D are connected to the CPU by an internal 16-bit

bus, and can only be accessed by a word read or write.

TCNT6A to TCNT6D and TCNT7A to TCNT7D are initialized to H'0001 by a power-on reset,

and in hardware standby mode and software standby mode.

10.2.16

Down-Counters (DCNT)

The DCNT registers are 16-bit down-counters. The ATU-II has 16 DCNT counters in channel 8.

Channel

Abbreviation

Function

DCNT8A, DCNT8B,

DCNT8C, DCNT8D,

DCNT8E, DCNT8F,

DCNT8G, DCNT8H,

DCNT8I, DCNT8J,

DCNT8K, DCNT8L,

DCNT8M, DCNT8N,

DCNT8O, DCNT8P

16-bit down-counters

SH7052 Scheda tecnica(PDF) 334 Page - Renesas Technology Corp