DSPB56725AF datasheet(33/48 Pages) FREESCALE

Il numero della parte	DSPB56725AF

Spiegazioni elettronici	Symphony??DSP56724/DSP56725 Multi-Core Audio Processors

PDF	48 Pages

Scroll/Zoom	100%

Produttore elettronici	FREESCALE [Freescale Semiconductor, Inc]

Homepage	http://www.freescale.com

Logo

33 / 48 page

Symphony™ DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 1

Freescale Semiconductor

1.2.9

EMC Timing Specifications—DSP56724

Table 16 lists the EMC timing parameters with EMC PLL enabled.

NOTE

The DSP56725 device does not have an EMC module.

Table 16. EMC Timing Parameters (EMC PLL Enabled; LCRR[CLKDIV] = 2)

Parameter

Symbol

Min

Max

Unit

LCLK cycle time

Tclk

× Tc

—ns

LCLK skew to LSYNC_OUT

Tclk_skew

—

160

Input setup to LSYNC_IN (except LGTA/LUPWAIT)

Tin_s

3—

Input hold from LSYNC_IN (except LGTA/LUPWAIT)

Tin_h

2—

LGTA valid time

Tgta

—

LUPWAIT valid time

Tupwait

—

LALE negedge to LAD (address phase) invalid (address latch hold time)

Tale_h

3—

LALE valid time

Tale

3.8

—

Output setup from LSYNC_IN (except LAD[23:0] and LALE)

Tout_s

4—

Output hold from LSYNC_IN (except LAD[23:0] and LALE)

Tout_h

2—

LAD[23:0] output setup from LSYNC_IN

Tad_s

3.5

—

LAD[23:0] output hold from LSYNC_IN

Tad_h

1.5

—

LSYNC_IN to output high impedance for LAD[23:0]

Tad_z

—4.3

DSPB56725AF Scheda tecnica(PDF) 33 Page - Freescale Semiconductor, Inc

DSPB56725AF Scheda tecnica(HTML) 33 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Scheda tecnica Scarica

Link URL