MF201 datasheet(9/26 Pages) TI

9 / 26 page

www.ti.com

A/Y

B/Z

0 V or VCC

1.62 k

Ω , ±1%

VA, VB, VY or VZ

tc(n)

1/f0

0 V

Period Jitter

0 V Diff

Peak to Peak Jitter

1/f0

PRBS INPUT

OUTPUT

VA -VB or VY -VZ

CLOCK

INPUT

IDEAL

OUTPUT

ACTUAL

OUTPUT

VCC

VCC/2

tjit(per) = tc(n) -1/f0

tjit(pp)

0 V

VCC

VCC/2

0 V

VA -VB or VY -VZ

(VA + VB)/2

VCM

VID

SN65MLVD201, SN65MLVD203

SN65MLVD206, SN65MLVD207

SLLS558C – DECEMBER 2002 – REVISED JANUARY 2007

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 7. Maximum Steady State Output Voltage

All input pulses are supplied by an Agilent 8304A Stimulus System.

The measurement is made on a TEK TDS6604 running TDSJIT3 application software

Period jitter is measured using a 100 MHz 50 1% duty cycle clock input.

Peak-to-peak jitter is measured using a 200Mbps 215-1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms

Figure 9. Receiver Voltage and Current Definitions

Submit Documentation Feedback

Product Folder Link(s): SN65MLVD201 SN65MLVD203 SN65MLVD206 SN65MLVD207

MF201 Scheda tecnica(PDF) 9 Page - Texas Instruments

MF201 Scheda tecnica(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Scheda tecnica Scarica

Link URL