CLC2059 datasheet(9/13 Pages) CADEKA

9 / 13 page

Data Sheet

www.cadeka.com

Application Information

Basic Operation

Figures 1 and 2 illustrate typical circuit configurations for

non-inverting, inverting, and unity gain topologies for dual

supply applications. They show the recommended bypass

capacitor values and overall closed loop gain equations.

0.1μF

6.8μF

Output

G = 1 + (Rf/Rg)

Input

+Vs

-Vs

0.1μF

6.8μF

Figure 1. Typical Non-Inverting Gain Circuit

Figure 2. Typical Inverting Gain Circuit

0.1μF

6.8μF

Output

G = 1

Input

+Vs

-Vs

0.1μF

6.8μF

Figure 3. Unity Gain Circuit

Power Dissipation

Power dissipation should not be a factor when operating

under the stated 2k ohm load condition. However, ap-

plications with low impedance, DC coupled loads should

be analyzed to ensure that maximum allowed junction

temperature is not exceeded. Guidelines listed below can

be used to verify that the particular application will not

cause the device to operate beyond it’s intended operat-

ing range.

Maximum power levels are set by the absolute maximum

junction rating of 150°C. To calculate the junction tem-

perature, the package thermal resistance value ThetaJA

(ӨJA) is used along with the total die power dissipation.

TJunction = TAmbient + (ӨJA × PD)

Where TAmbient is the temperature of the working environment.

In order to determine PD, the power dissipated in the load

needs to be subtracted from the total power delivered by

the supplies.

PD = Psupply - Pload

Supply power is calculated by the standard power equa-

tion.

Psupply = Vsupply × IRMS supply

Vsupply = VS+ - VS-

Power delivered to a purely resistive load is:

Pload = ((VLOAD)RMS2)/Rloadeff

The effective load resistor (Rloadeff) will need to include

the effect of the feedback network. For instance,

Rloadeff in figure 3 would be calculated as:

RL || (Rf + Rg)

These measurements are basic and are relatively easy to

perform with standard lab equipment. For design purpos-

es however, prior knowledge of actual signal levels and

load impedance is needed to determine the dissipated

power. Here, PD can be found from

PD = PQuiescent + PDynamic - PLoad

Quiescent power can be derived from the specified IS val-

ues along with known supply voltage, VSupply. Load power

0.1μF

6.8μF

Output

G = - (Rf/Rg)

For optimum input offset

voltage set R1 = Rf || Rg

Input

+Vs

-Vs

0.1μF

6.8μF

CLC2059 Scheda tecnica(PDF) 9 Page - Cadeka Microcircuits LLC.

CLC2059 Scheda tecnica(HTML) 9 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Scheda tecnica Scarica

Link URL