THS10064 datasheet(13/41 Pages) TI

13 / 41 page

THS10064

10-BIT 6 MSPS, SIMULTANEOUS SAMPLING

ANALOG-TO-DIGITAL CONVERTER

SLAS255 – DECEMBER 1999

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

digital output data format

The digital output data format of the THS10064 can either be in binary format or in two’s complement format.

The following tables list the digital outputs for the analog input voltages.

Table 3. Binary Output Format for Single-Ended Configuration

SINGLE-ENDED, BINARY OUTPUT

ANALOG INPUT VOLTAGE

DIGITAL OUTPUT CODE

AIN = VREFP

3FFh

AIN = (VREFP + VREFM)/2

200h

AIN = VREFM

000h

Table 4. Two’s Complement Output Format for Single-Ended Configuration

SINGLE-ENDED, TWOS COMPLEMENT

ANALOG INPUT VOLTAGE

DIGITAL OUTPUT CODE

AIN = VREFP

1FFh

AIN = (VREFP + VREFM)/2

000h

AIN = VREFM

200h

Table 5. Binary Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT

ANALOG INPUT VOLTAGE

DIGITAL OUTPUT CODE

Vin = AINP – AINM

VREF = VREFP – VREFM

Vin = VREF

3FFh

Vin = 0

200h

Vin = –VREF

000h

Table 6. Two’s Complement Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT

ANALOG INPUT VOLTAGE

DIGITAL OUTPUT CODE

Vin = AINP – AINM

VREF = VREFP – VREFM

Vin = VREF

1FFh

Vin = 0

000h

Vin = –VREF

200h

THS10064 Scheda tecnica(PDF) 13 Page - Texas Instruments

THS10064 Scheda tecnica(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Scheda tecnica Scarica

Link URL