TLV2322IP datasheet(11/33 Pages) TI

11 / 33 page

TLV2322, TLV2322Y, TLV2324, TLV2324Y

LinCMOS

™ LOW-VOLTAGE LOW-POWER

OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

TLV2322Y electrical characteristics,TA = 25°C

TLV2324Y

PARAMETER

TEST CONDITIONS

VDD = 3 V

VDD = 5 V

UNIT

MIN

TYP

MAX

MIN

TYP

MAX

VIO

Input offset voltage

VO = 1 V,

RS = 50 Ω,

VIC = 1 V,

RL = 1 M Ω

1.1

IIO

Input offset current (see Note 4)

VO = 1 V,

VIC = 1 V

0.1

IIB

Input bias current (see Note 4)

VO = 1 V,

VIC = 1 V

0.6

VICR

Common-mode input voltage

range (see Note 5)

– 0.3

2.3

– 0.3

4.2

VOH

High-level output voltage

VIC = 1 V,

IOH = – 1 mA

VID = 100 mV,

1.9

3.8

VOL

Low-level output voltage

VIC = 1 V,

IOL = 1 mA

VID = 100 mV,

115

AVD

Large-signal differential voltage

amplification

VIC = 1 V,

See Note 6

RL = 1 MΩ,

400

520

V/mV

CMRR

Common-mode rejection ratio

VO = 1 V,

RS = 50 Ω

VIC = VICRmin,

kSVR

Supply-voltage rejection ratio

(

∆VDD/∆VID)

VO = 1 V,

RS = 50 Ω

VIC = 1 V,

IDD

Supply current

VO = 1 V,

No load

VIC = 1 V,

µA

NOTES:

4. The typical values of input bias current offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At VDD = 5 V, VO = 0.25 V to 2 V; at VDD = 3 V, VO = 0.5 V to 1.5 V.

TLV2322IP Scheda tecnica(PDF) 11 Page - Texas Instruments

TLV2322IP Scheda tecnica(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Scheda tecnica Scarica

Link URL