29 / 40 page
CY7C68053
Document # 001-06120 Rev *I
Page 29 of 40
9.6 Slave FIFO Asynchronous Write
9.7 Slave FIFO Synchronous Packet End Strobe
DATA
tSFD
tFDH
FLAGS
tXFD
tWRpwh
tWRpwl
Figure 12. Slave FIFO Asynchronous Write Timing Diagram[16]
SLWR
Table 17.Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK[19]
Parameter
Description
Min
Max
Unit
tWRpwl
SLWR pulse LOW
50
ns
tWRpwh
SLWR pulse HIGH
50
ns
tSFD
SLWR to FIFO data setup time
10
ns
tFDH
FIFO data to SLWR hold time
10
ns
tXFD
SLWR to FLAGS output propagation delay
70
ns
FLAGS
tXFLG
IFCLK
PKTEND
tSPE
tPEH
Figure 13. Slave FIFO Synchronous Packet End Strobe Timing Diagram[16]
Table 18.Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK[10]
Parameter
Description
Min
Max
Unit
tIFCLK
IFCLK period
20.83
ns
tSPE
PKTEND to clock setup time
14.6
ns
tPEH
Clock to PKTEND hold time
0
ns
tXFLG
Clock to FLAGS output propagation delay
9.5
ns
Table 19.Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK[10]
Parameter
Description
Min
Max
Unit
tIFCLK
IFCLK period
20.83
200
ns
tSPE
PKTEND to clock setup time
8.6
ns
tPEH
Clock to PKTEND hold time
3.04
ns
tXFLG
Clock to FLAGS output propagation delay
13.5
ns
[+] Feedback
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
