HC05 datasheet(69/232 Pages) MOTOROLA

69 / 232 page

MC68HC05X16

Rev. 1

MOTOROLA

5-7

MOTOROLA CAN MODULE (MCAN)

RIE — Receive interrupt enable

1 (set)

–

Enabled – The CPU will get an interrupt request whenever a

message has been received free of errors.

0 (clear) –

Disabled – The CPU will get no receive interrupt request.

RR — Reset request

When the MCAN detects that RR has been set it aborts the current transmission or reception of a

message and enters the reset state. A reset request may be generated by either an external reset

or by the CPU or by the MCAN. The RR bit can be cleared only by the CPU. After the RR bit has

been cleared, the MCAN will start normal operation in one of two ways. If RR was generated by

an external reset or by the CPU, then the MCAN starts normal operation after the ﬁrst occurrence

of 11 recessive bits. If, however, the RR was generated by the MCAN due to the BS bit being set

(see Section 5.3.3) the MCAN waits for 128 occurrences of 11 recessive bits before starting

normal operation.

A reset request should not be generated by the CPU during a message transmission. Ensure that

a message is not being transmitted as follows:

if TCS in CSTAT is clear – set AT in CCOM (use STA or STX), read CSTAT.

if TS in CSTAT is set – wait until TS is clear.

Note that a CPU-generated reset request does not change the values in the transmit and receive

error counters.

1 (set)

–

Present – MCAN will be reset.

0 (clear) –

Absent – MCAN will operate normally.

Note:

The following registers may only be accessed when reset request = present: CACC,

CACM, CBT0, CBT1, and COCNTRL.

5.3.2

MCAN command register (CCOM)

This is a write only register; a read of this location will always return the value $FF.

This register may be written only when the RR bit in CCNTRL is clear.

Do not use read-modify-write instructions on this register (e.g. BSET, BCLR).

Address

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

Reset

condition

State

on reset

MCAN command (CCOM) $0020

RX0

RX1 COMPSEL SLEEP COS

RRB

External reset 00u0 0000

RR bit set

00u0 0000

HC05 Scheda tecnica(PDF) 69 Page - Motorola, Inc

HC05 Scheda tecnica(HTML) 69 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL