24LCS22A datasheet(13/26 Pages) MICROCHIP

13 / 26 page

DS21682E-page 13

24LCS22A

FIGURE 7-2:

RANDOM READ

FIGURE 7-3:

SEQUENTIAL READ

7.3

Sequential Read

Sequential reads are initiated in the same way as a

random read except that after the 24LCS22A transmits

the first data byte, the master issues an acknowledge

as opposed to a Stop condition in a random read. This

directs the 24LCS22A to transmit the next sequentially

addressed 8-bit word (Figure 7-3).

To provide sequential reads the 24LCS22A contains an

internal Address Pointer which is incremented by one

at the completion of each operation. This Address

Pointer allows the entire memory contents to be serially

read during one operation.

7.4

Noise Protection

The 24LCS22A employs a VCC threshold detector

circuit which disables the internal erase/write logic if the

VCC is below 1.5 volts at nominal conditions.

The SDA, SCL and VCLK inputs have Schmitt Trigger

and filter circuits which suppress noise spikes to assure

proper device operation even on a noisy bus.

Bus Activity

Master

SDA Line

Bus Activity

Control

Byte

Word

Address

Data n

Control

Byte

10 1 0 0 0 00

Bus Activity

Master

SDA Line

Bus Activity

Control

Byte

Data n

Data n + 1

Data n + 2

Data n + x

24LCS22A Scheda tecnica(PDF) 13 Page - Microchip Technology

24LCS22A Scheda tecnica(HTML) 13 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Scheda tecnica Scarica

Link URL