MPC8377ECVRALFA datasheet(85/124 Pages) FREESCALE

85 / 124 page

MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

High-Speed Serial Interfaces (HSSI)

occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50

Ω to match the

transmission line and reduce reflections which are a source of noise to the system.

Table 70 describes some AC parameters common to PCI Express and SATA protocols.

Figure 60. Differential Measurement Points for Rise and Fall Time

Figure 61. Single-Ended Measurement Points for Rise and Fall Time Matching

Table 70. SerDes Reference Clock Common AC Parameters

At recommended operating conditions with XVDD_SRDS or XVDD_SRDS = 1.0 V ± 5%.

Parameter

Symbol

Min

Max

Unit

Notes

Rising Edge Rate

Rise Edge Rate

1.0

4.0

V/ns

2, 3

Falling Edge Rate

Fall Edge Rate

1.0

4.0

V/ns

2, 3

Differential Input High Voltage

VIH

200

—

Differential Input Low Voltage

VIL

—

–200

Rising edge rate (SD

n_REF_CLK) to falling edge rate

(SD

n_REF_CLK) matching

Rise-Fall Matching

—

1, 4

Note:

1 Measurement taken from single ended waveform.

2 Measurement taken from differential waveform.

3 Measured from –200 mV to +200 mV on the differential waveform (derived from SDn_REF_CLK minus SDn_REF_CLK). The

signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is

centered on the differential zero crossing. See Figure 60.

4 Matching applies to rising edge rate for SDn_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a

200 mV window centered on the median cross point where SDn_REF_CLK rising meets SD

n_REF_CLK falling. The median

cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge

Rate of SD

n_REF_CLK should be compared to the Fall Edge Rate of SDn_REF_CLK, the maximum allowed difference

should not exceed 20% of the slowest edge rate. See Figure 61.

VIH = +200 mV

0.0 V

VIL = –200 mV

n_REF_CLK

Minus

n_REF_CLK

Rise Edge Rate

Fall Edge Rate

TFALL TRISE

n_REF_CLK

VCROSS MEDIAN

n_REF_CLK

VCROSS MEDIAN

n_REF_CLK

VCROSS MEDIAN –100 mV

VCROSS MEDIAN +100 mV

MPC8377ECVRALFA Scheda tecnica(PDF) 85 Page - Freescale Semiconductor, Inc

MPC8377ECVRALFA Scheda tecnica(HTML) 85 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL