ADF4602BCPZ datasheet(7/36 Pages) AD

7 / 36 page

ADF4602

Rev. 0 | Page 7 of 36

Parameter

Min

Typ

Max

Unit

Test Conditions

POWER SUPPLIES

Voltage Supply

VDD

3.1

3.3

3.6

Main supply input

VSUP1

2.6

Output from internal LDO1, 10 mA rating,

supply for RX VCO

VSUP2

2.8

Output from Internal LDO2, 30 mA rating,

supply for RX baseband and RX down-

converter

VSUP3

1.9

Output from internal LDO3, 10 mA rating,

supply for RX LNAs

VSUP4

2.6

Output from internal LDO4, 10 mA rating,

supply for TX VCO

VSUP5

2.8

Output from internal LDO5, 100 mA rating,

supply for TX modulator, TX baseband, PA

control DACs

VSUP6

1.9

Supply input for RX synthesizer,

connect to VSUP3

VSUP7

1.9

Supply input for TX synthesizer,

connect to VSUP3

VSUP8

2.8

Supply input for reference section,

connect to VSUP2

VINT

1.6

1.8

2.0

Supply input for serial interface control

logic

CURRENT CONSUMPTION

Transmit Current Consumption

VDD = 3.6 V, output is matched into 50 Ω

−8 dBm Output Level

100

FRF = 2170 MHz

−28 dBm Output Level

FRF = 2170 MHz

Receive Current Consumption

1 The reference frequency should be dc coupled to the REFIN pin. It is ac-coupled internally.

2 The noise figure measurement does not include spurious due to harmonics of the 26 MHz reference frequency. Spurs appear at integer multiples of the reference

frequency (every 26 MHz), degrading the receive sensitivity by about 6 dB.

3 Guaranteed by design, not production tested.

4 Bit sif_vsup8 in Register 2 controls whether 1.8 V readback mode or 2.8 V readback mode is selected. See the S

section for more details.

erial Port Interface (SPI)

ADF4602BCPZ Scheda tecnica(PDF) 7 Page - Analog Devices

ADF4602BCPZ Scheda tecnica(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Scheda tecnica Scarica

Link URL