AT25DF021 datasheet(25/41 Pages) ATMEL

25 / 41 page

3677D–DFLASH–04/09

AT25DF021

11.2 Write Status Register

The Write Status Register command is used to modify the SPRL bit of the Status Register

and/or to perform a Global Protect or Global Unprotect operation. Before the Write Status Regis-

ter command can be issued, the Write Enable command must have been previously issued to

set the WEL bit in the Status Register to a logical “1”.

To issue the Write Status Register command, the CS pin must first be asserted and the opcode

of 01h must be clocked into the device followed by one byte of data. The one byte of data con-

sists of the SPRL bit value, a don’t care bit, four data bits to denote whether a Global Protect or

Unprotect should be performed, and two additional don’t care bits (see Table 11-2). Any addi-

tional data bytes that are sent to the device will be ignored. When the CS pin is deasserted, the

SPRL bit in the Status Register will be modified, and the WEL bit in the Status Register will be

reset back to a logical “0”. The values of bits 5, 4, 3, and 2 and the state of the SPRL bit before

the Write Status Register command was executed (the prior state of the SPRL bit) will determine

whether or not a Global Protect or Global Unprotect will be performed. Please refer to “Global

Protect/Unprotect” on page 15 for more details.

The complete one byte of data must be clocked into the device before the CS pin is deasserted,

and the CS pin must be deasserted on even byte boundaries (multiples of eight bits); otherwise,

the device will abort the operation, the state of the SPRL bit will not change, no potential Global

Protect or Unprotect will be performed, and the WEL bit in the Status Register will be reset back

to the logical “0” state.

If the WP pin is asserted, then the SPRL bit can only be set to a logical “1”. If an attempt is made

to reset the SPRL bit to a logical “0” while the WP pin is asserted, then the Write Status Register

Byte command will be ignored, and the WEL bit in the Status Register will be reset back to the

logical “0” state. In order to reset the SPRL bit to a logical “0”, the WP pin must be deasserted.

Figure 11-2. Write Status Register

Table 11-2.

Write Status Register Format

Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0

SPRL

Global Protect/Unprotect

SCK

MSB

0000000

OPC ODE

10 11

814 15

MSB

STATUS REGISTER IN

HIGH-IMPEDANCE

AT25DF021 Scheda tecnica(PDF) 25 Page - ATMEL Corporation