ATmega324P datasheet(300/377 Pages) ATMEL

300 / 377 page

300

7674F–AVR–09/09

ATmega164P/324P/644P

25.6

Parallel Programming Parameters, Pin Mapping, and Commands

This section describes how to parallel program and verify Flash Program memory, EEPROM

Data memory, Memory Lock bits, and Fuse bits in the ATmega164P/324P/644P. Pulses are

assumed to be at least 250 ns unless otherwise noted.

25.6.1

Signal Names

In this section, some pins of the ATmega164P/324P/644P are referenced by signal names

describing their functionality during parallel programming, see Figure 25-1 on page 300 and Fig-

ure 25-9 on page 300. Pins not described in the following table are referenced by pin names.

The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a positive pulse.

The bit coding is shown in Table 25-12 on page 301.

When pulsing WR or OE, the command loaded determines the action executed. The different

commands are shown in Table 25-13 on page 301.

Figure 25-1. Parallel Programming

(1)

Note:

1. Unused Pins should be left floating.

Table 25-9.

Pin Name Mapping

Signal Name in

Programming Mode

Pin Name

I/O

Function

RDY/BSY

PD1

0: Device is busy programming, 1: Device is ready for

new command.

PD2

Output Enable (Active low).

PD3

Write Pulse (Active low).

BS1

PD4

Byte Select 1.

XA0

PD5

XTAL Action Bit 0

XA1

PD6

XTAL Action Bit 1

VCC

+5V

GND

XTAL1

PD1

PD2

PD3

PD4

PD5

PD6

PB7 - PB0

DATA

RESET

PD7

+12 V

BS1

XA0

XA1

RDY/BSY

PAGEL

PA0

BS2

AVCC

+5V

ATmega324P Scheda tecnica(PDF) 300 Page - ATMEL Corporation

ATmega324P Scheda tecnica(HTML) 300 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL