Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

VG37648041AT Scheda tecnica(PDF) 6 Page - Vanguard International Semiconductor

Il numero della parte VG37648041AT
Spiegazioni elettronici  256M:x4, x8, x16 CMOS Synchronous Dynamic RAM
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  VML [Vanguard International Semiconductor]
Homepage  http://www.vis.com.tw
Logo VML - Vanguard International Semiconductor

VG37648041AT Scheda tecnica(HTML) 6 Page - Vanguard International Semiconductor

Back Button VG37648041AT Datasheet HTML 2Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 3Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 4Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 5Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 6Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 7Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 8Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 9Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 10Page - Vanguard International Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 86 page
background image
Document : 1G5-0157
Rev.1
Page 6
VIS
Preliminary
VG37648041AT
256M:x4, x8, x16
CMOS Synchronous Dynamic RAM
COLUMN
DECODER
(x32)
FUNCTIONAL BLOCK DIAGRAM- X16 CONFIGURATION
CKE
CLK#
Generator
CLK
CS#
WE#
CAS#
RAS#
LOGIC
MODE REGISTERS
REFRESH
COUNTER
13
ROW-
ADDRESS
MUX
BANK0
ROW-
ADDRESS
LATCH
&
DECODER
8192
BANK0
MEMORY
ARRAY
SENSE AMPLIFIERS
BANK0
MEMORY
ARRAY
(8192x256x32)
SENSE AMPLIFIERS
BANK1
BANK2
BANK3
13
I/O GATING
DM MASK LOGIC
BANK0
COLUMN
ADDRESS
CONTROL
LOGIC
COUNTER/
LATCH
8
COL0
ADDRESS
RESGISTER
15
A0-A12
BA0-BA1
2
9
13
13
2
READ
LATCH
MUX
32
WRITE
FIFO
&
DRIVERS
32
32
16
16
ctk
out
in
ctk
CLK
DQS
GENERATOR
DRVRS
DLL
CLK
1
DQS
COL0
16
2
32
MASK
DATA
1
1
16
16
1
1
16
16
1
16
RCVRS
COL0
DO0-
DQ15,LDM
LDQS,
1
1
Note 1: This Functional Block Diagram is intended to facilitate user understanding of the operation of the
device; it does not necessarily represent an actual circuit implementation.
Note 2: LDM and VDM are unidirectional signal (input only) but is internally loaded to match the load of the
bidirectional DQ and DQS signals.
INPUT
REGISTERS
UDM
UDQS
DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com