XIO2001 datasheet(67/128 Pages) TI

67 / 128 page

XIO2001

www.ti.com

SCPS212D – MAY 2009 – REVISED JANUARY 2010

Table 4-28. Link Capabilities Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:24

PORT_NUM

Port number. This field indicates port number for the PCI Express link. This field is read-only

00h indicating that the link is associated with port 0.

23:22

RSVD

Reserved. Return 00b when read.

LBN_CAP

Link bandwidth notification. This bit is hardwired to 0b since this field is not applicable to a

bridge.

DLLLAR_CAP

DLL link active reporting capable. This bit is hardwired to 0b since the bridge does not support

this capability.

SDER_CAP

Surprise down error reporting capable. This bit is hardwired to 0b since the bridge does not

support this capability.

CLK_PM

Clock Power Management. This bit is hardwired to 1 to indicate that XIO2001 supports Clock

Power Management through CLKREQ protocol.

17:15

L1_LATENCY

L1 exit latency. This field indicates the time that it takes to transition from the L1 state to the L0

state. Bit 6 (CCC) in the link control register (offset 80h, see Section 4.53) equals 1b for a

common clock and equals 0b for an asynchronous clock.

For a common reference clock, the value of this field is determined by bits 20:18

(L1_EXIT_LAT_ASYNC) of the control and diagnostic register 1 (offset C4h, see Section 4.62).

For an asynchronous reference clock, the value of this field is determined by bits 17:15

(L1_EXIT_LAT_COMMON) of the control and diagnostic register 1 (offset C4h, see

Section 4.62).

14:12

L0S_LATENCY

L0s exit latency. This field indicates the time that it takes to transition from the L0s state to the

L0 state. Bit 6 (CCC) in the link control register (offset 80h, see Section 4.53) equals 1b for a

common clock and equals 0b for an asynchronous clock.

For a common reference clock, the value of 011b indicates that the L1 exit latency falls between

256 ns to less than 512 ns.

For an asynchronous reference clock, the value of 100b indicates that the L1 exit latency falls

between 512 ns to less than 1 ms.

11:10

ASLPMS

Active state link PM support. This field indicates the level of active state power management

that the bridge supports. The value 11b indicates support for both L0s and L1 through active

state power management.

9:4

MLW

Maximum link width. This field is encoded 00 0001b to indicate that the bridge only supports a

x1 PCI Express link.

3:0

MLS

Maximum link speed. This field is encoded 1h to indicate that the bridge supports a maximum

link speed of 2.5 Gb/s.

4.53 Link Control Register

The link control register controls link specific behavior. See Table 4-29 for a complete description of the

PCI register offset:

80h

Read-only, Read/Write

Default value:

0Y0Xh

BIT NUMBER

RESET STATE

Table 4-29. Link Control Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:12

RSVD

Reserved. Returns 0h when read.

LABW_IEN

Link autonomous bandwidth interrupt enable. This bit is hardwired to 0b since this field is

not applicable to a bridge.

LBWN_IEN

Link bandwidth management interrupt enable. This bit is hardwired to 0b since this field is

not applicable to a bridge.

Classic PCI Configuration Space

Submit Documentation Feedback

Product Folder Link(s): XIO2001

XIO2001 Scheda tecnica(PDF) 67 Page - Texas Instruments

XIO2001 Scheda tecnica(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL