LPC1759 datasheet(12/64 Pages) NXP

12 / 64 page

LPC1759_58_56_54_52_51_4

Product data sheet

Rev. 04 — 26 January 2010

12 of 64

NXP Semiconductors

LPC1759/58/56/54/52/51

32-bit ARM Cortex-M3 microcontroller

[1]

5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis.

[2]

5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input. When configured as a ADC input,

digital section of the pad is disabled and the pin is not 5 V tolerant.

[3]

5 V tolerant pad providing digital I/O with TTL levels and hysteresis and analog output function. When configured as the DAC output,

digital section of the pad is disabled.

[4]

Pad provides digital I/O and USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and

Low-speed mode only).

[5]

5 V tolerant pad with 5 ns glitch filter providing digital I/O functions with TTL levels and hysteresis.

[6]

5 V tolerant pad with 20 ns glitch filter providing digital I/O function with TTL levels and hysteresis.

[7]

Pad provides special analog functionality.

[8]

When the system oscillator is not used, connect XTAL1 and XTAL2 as follows: XTAL1 can be left floating or can be grounded (grounding

is preferred to reduce susceptibility to noise). XTAL2 should be left floating.

VSSA

analog ground: 0 V reference. This should nominally be the same voltage as VSS,

but should be isolated to minimize noise and error.

VDD(3V3)

21, 42,

56, 77

3.3 V supply voltage: This is the power supply voltage for the I/O ports.

VDD(REG)(3V3)

34, 67

3.3 V voltage regulator supply voltage: This is the supply voltage for the on-chip

voltage regulator only.

VDDA

analog 3.3 V pad supply voltage: This should be nominally the same voltage as

VDD(3V3) but should be isolated to minimize noise and error. This voltage is used to

power the ADC and DAC. This pin should be tied to 3.3 V if the ADC and DAC are

not used.

VREFP

ADC positive reference voltage: This should be nominally the same voltage as

VDDA but should be isolated to minimize noise and error. Level on this pin is used

as a reference for ADC and DAC. This pin should be tied to 3.3 V if the ADC and

DAC are not used.

VREFN

ADC negative reference voltage: This should be nominally the same voltage as

VSS but should be isolated to minimize noise and error. Level on this pin is used as

a reference for ADC and DAC.

VBAT

RTC pin power supply: 3.3 V on this pin supplies the power to the RTC

peripheral.

Table 3.

Pin description …continued

Symbol

Type

Description

LPC1759 Scheda tecnica(PDF) 12 Page - NXP Semiconductors

LPC1759 Scheda tecnica(HTML) 12 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL