PIC24F04KA201 datasheet(27/224 Pages) MICROCHIP

27 / 224 page

Preliminary

DS39937B-page 25

PIC24F04KA201 FAMILY

4.0

MEMORY ORGANIZATION

As with Harvard architecture devices, the PIC24F

microcontrollers feature separate program and data

memory space and busing. This architecture also

allows the direct access of program memory from the

data space during code execution.

4.1

Program Address Space

The program address memory space of the PIC24F

devices is 4M instructions. The space is addressable by

a 24-bit value derived from either the 23-bit Program

Counter (PC) during program execution, or from a table

operation or data space remapping, as described in

Section 4.3 “Interfacing Program and Data Memory

Spaces”

The user access to the program memory space is

restricted to the lower half of the address range

(000000h to 7FFFFFh). The exception is the use of

TBLRD/TBLWT

operations, which use TBLPAG<7> to

permit access to the Configuration bits and Device ID

sections of the configuration memory space.

The memory map for the PIC24F04KA201 family of

devices is displayed in Figure 4-1.

FIGURE 4-1:

PROGRAM SPACE

MEMORY MAP FOR

PIC24F04KA201 FAMILY

DEVICES

Note:

Memory areas are not displayed to scale.

Reset Address

DEVID (2)

GOTO

Instruction

Reserved

Interrupt Vector Table

PIC24F04KA200/201

Device Config Registers

Reserved

Unimplemented

Read ‘0’

Flash

Program Memory

(1408 instructions)

PIC24F04KA201 Scheda tecnica(PDF) 27 Page - Microchip Technology

PIC24F04KA201 Scheda tecnica(HTML) 27 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL