M41T94 datasheet(13/41 Pages) STMICROELECTRONICS

13 / 41 page

M41T94

Operation

13/41

3.1

SPI bus characteristics

The serial peripheral interface (SPI) bus is intended for synchronous communication

between different ICs. It consists of four signal lines: serial data input (SDI), serial data

output (SDO), serial clock (SCL) and a chip enable (E).

By definition a device that gives out a message is called “transmitter,” the receiving device

that gets the message is called “receiver.” The device that controls the message is called

“master.” The devices that are controlled by the master are called “slaves.”

The E input is used to initiate and terminate a data transfer. The SCL input is used to

synchronize data transfer between the master (micro) and the slave (M41T94) devices.

The SCL input, which is generated by the microcontroller, is active only during address and

data transfer to any device on the SPI bus (see Figure 5 on page 9).

The M41T94 can be driven by a microcontroller with its SPI peripheral running in either of

the two following modes:

●

(CPOL, CPHA) = ('0', '0') or

●

(CPOL, CPHA) = ('1', '1').

For these two modes, input data (SDI) is latched in by the low-to-high transition of clock

SCL, and output data (SDO) is shifted out on the high-to-low transition of SCL (see Table 2

on page 10 and Figure 6 on page 10).

There is one clock for each bit transferred. Address and data bits are transferred in groups

of eight bits. Due to memory size the second most significant address bit is a Don’t Care

(address bit 6).

Figure 7.

Input timing requirements

AI04633

SCL

SDI

MSB IN

SDO

tDVCH

HIGH IMPEDANCE

LSB IN

tELCH

tCHDX

tDLDH

tDHDL

tCHCL

tCLCH

tEHCH

tEHEL

tCHEH

M41T94 Scheda tecnica(PDF) 13 Page - STMicroelectronics

M41T94 Scheda tecnica(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Scheda tecnica Scarica

Link URL