SN74LVC2G00 datasheet(3/13 Pages) TI

3 / 13 page

www.ti.com

Recommended Operating Conditions

(1)

SN74LVC2G00

DUAL 2-INPUT POSITIVE-NAND GATE

SCES193L – APRIL 1999 – REVISED JANUARY 2007

MIN

MAX

UNIT

Operating

1.65

5.5

VCC

Supply voltage

Data retention only

1.5

VCC = 1.65 V to 1.95 V

0.65 × VCC

VCC = 2.3 V to 2.7 V

1.7

VIH

High-level input voltage

VCC = 3 V to 3.6 V

VCC = 4.5 V to 5.5 V

0.7

× V

VCC = 1.65 V to 1.95 V

0.35 × VCC

VCC = 2.3 V to 2.7 V

0.7

VIL

Low-level input voltage

VCC = 3 V to 3.6 V

0.8

VCC = 4.5 V to 5.5 V

0.3

× V

Input voltage

5.5

Output voltage

VCC

VCC = 1.65 V

–4

VCC = 2.3 V

–8

IOH

High-level output current

–16

VCC = 3 V

–24

VCC = 4.5 V

–32

VCC = 1.65 V

VCC = 2.3 V

IOL

Low-level output current

VCC = 3 V

VCC = 4.5 V

VCC = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V

∆t/∆v

Input transition rise or fall rate

VCC = 3.3 V ± 0.3 V

ns/V

VCC = 5 V ± 0.5 V

Operating free-air temperature

–40

°C

(1)

All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

SN74LVC2G00 Scheda tecnica(PDF) 3 Page - Texas Instruments

SN74LVC2G00 Scheda tecnica(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Scheda tecnica Scarica

Link URL