MC68HC705P9CS datasheet(67/160 Pages) FREESCALE

67 / 160 page

Resets and Interrupts

Resets

MC68HC705P9 — Rev. 4.0

Technical Data

MOTOROLA

Resets and Interrupts

Figure 5-2. Power-On Reset Timing

5.2.2 External Reset

A logic zero applied to the RESET pin for one and one-half t

CYC

generates an external reset. A Schmitt trigger senses the logic level at

the RESET pin.

Figure 5-3. External Reset Timing

1FFE

4064 tCYC

VDD

OSC1 PIN

INTERNAL

CLOCK

INTERNAL

ADDRESS BUS

Notes:

INTERNAL

DATA BUS

1FFE

1FFF

(NOTE 1)

1. Power-on reset threshold is typically between 1 V and 2 V.

2. Internal clock, internal address bus, and internal data bus are not available externally.

NEW

PCH

NEW

PCL

Table 5-1. External Reset Timing

Characteristic

Symbol

Min

Max

Unit

RESET Pulse Width

tRL

1.5

—

tCYC

INTERNAL

CLOCK

INTERNAL

ADDRESS BUS

Notes:

INTERNAL

DATA BUS

1FFE

1FFF

NEW PC

1. Internal clock, internal address bus, and internal data bus are not available externally.

2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

NEW

PCH

tRL

NEW PC

NEW

PCL

DUMMY

CODE

RESET

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705P9CS Scheda tecnica(PDF) 67 Page - Freescale Semiconductor, Inc

MC68HC705P9CS Scheda tecnica(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL