SA9101 datasheet(26/40 Pages) SAMES

26 / 40 page

SA9101

sames

26/40

ADR B

Transmit S

n-bit stack

Bit

Description

Name

CRBB[0-7]

0-7

5-byte Sn-bit stack, which data will be inserted if CRC and

stack mode enabled and no timeslot 0 transparent mode is

enabled. The Sn-bit information can be written into the

transmit Sn-bit stack when Transmit Sn-bit flag is set (SR5B7).

ADR C

Alarm Interrupt Mask Register

Bit

Description

Name

CRCB0

Code violation counter saturation

CRCB1

Frame error counter saturation

CRCB2

CRC error counter saturation

CRCB3

Receive slip indication

CRCB4

Receive remote alarm

CRCB5

No signal

CRCB6

Alarm Indication Signal

CRCB7

Loss of synchronisation

Note:

The alarm source is enabled by setting the corresponding bit to “1”.

ADR D

IDLE Channel code

Bit

Description

Name

CRDB[0-7]

0-7

Idle Channel code

During Loop-back, this code is sent to the remote end for the

assigned channel. The specified pattern is also written into all

channels selected via the Idle channel Register Bank, overwriting

whatever information was in those timeslots.

ADR E - F

Not used.

SA9101 Scheda tecnica(PDF) 26 Page - Sames

SA9101 Scheda tecnica(HTML) 26 Page - Sames

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Scheda tecnica Scarica

Link URL