5000 datasheet(30/104 Pages) INTEL

30 / 104 page

Electrical Specifications

Dual-Core Intel® Xeon® Processor 5000 Series Datasheet

Refer to Table 2-11 for processor VCC information.

The load lines specify voltage limits at the die measured at the VCC_DIE_SENSE and VSS_DIE_SENSE

lands and at the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage

regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and

VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Please refer to the appropriate platform design guide for

details on VR implementation.

Notes:

Unless otherwise noted, all specifications in this table apply to all processor frequencies.

These parameters are based on design characterization and are not tested.

IOL is measured at 0.10*VTT, IOH is measured at 0.90*VTT.

Please refer to the appropriate platform design guide for implementation details.

Notes:

Unless otherwise noted, all specifications in this table apply to all processor frequencies.

VIL is defined as the voltage range at a receiving agent that will be interpreted as an electrical low value.

VIH is defined as the voltage range at a receiving agent that will be interpreted as an electrical high value.

VIH and VOH may experience excursions above VTT. However, input signal drivers must comply with the

signal quality specifications in Section 3.

Leakage to VSS with land held at VTT.

Leakage to VTT with land held at 300 mV.

This parameter is based on design characterization and is not tested

Table 2-12. BSEL[2:0], VID[5:0] Signal Group DC Specifications

Symbol

Parameter

Min

Max

Units

Notes1

RON

BSEL[2:0], VID[5:0]

Buffer On Resistance

N/A

120

IOL

Output Low Current

N/A

2.4

2, 3

IOH

Output High Current

N/A

460

µA

2, 3

VTOL

Voltage Tolerance

0.95 * VTT

1.05 * VTT

Table 2-13. AGTL+ Signal Group DC Specifications

Symbol

Parameter

Min

Max

Unit

Notes1

VIL

Input Low Voltage

0.0

GTLREF - (0.10 * VTT)V

VIH

Input High Voltage

GTLREF + (0.10 * VTT)VTT

V3, 4

VOH

Output High Voltage

0.90 * VTT

VTT

IOL

Output Low Current

N/A

VTT /

(0.50 * RTT_MIN + RON_MIN)

ILI

Input Leakage Current

N/A

± 200

µA

5, 6

ILO

Output Leakage Current

N/A

± 200

µA

5, 6

RON

Buffer On Resistance

Table 2-14. PWRGOOD Input and TAP Signal Group DC Specifications (Sheet 1 of 2)

Symbol

Parameter

Min

Max

Unit

Notes 1,

VHYS

Input Hysteresis

120

396

Vt+

PWRGOOD Input Low to

High Threshold Voltage

0.5 * (VTT + VHYS_MIN +

0.24)

0.5 * (VTT + VHYS_MAX +

0.24)

TAP Input Low to High

Threshold Voltage

0.5 * (VTT + VHYS_MIN)0.5 * (VTT + VHYS_MAX)V

Vt-

PWRGOOD Input High to

Low Threshold Voltage

0.4 * VTT

0.6 * VTT

TAP Input High to Low

Threshold Voltage

0.5 * (VTT -VHYS_MAX)0.5 * (VTT - VHYS_MIN)V

VOH

Output High Voltage

N/A

VTT

5000 Scheda tecnica(PDF) 30 Page - Intel Corporation

5000 Scheda tecnica(HTML) 30 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL