Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

M41ST87YMX6F Scheda tecnica(PDF) 26 Page - STMicroelectronics

Il numero della parte M41ST87YMX6F
Spiegazioni elettronici  5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41ST87YMX6F Scheda tecnica(HTML) 26 Page - STMicroelectronics

Back Button M41ST87YMX6F Datasheet HTML 22Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 23Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 24Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 25Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 26Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 27Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 28Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 29Page - STMicroelectronics M41ST87YMX6F Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 52 page
background image
Operating modes
M41ST87Y, M41ST87W
26/52
Doc ID 9497 Rev 8
2.7
Tamper detection operation
The tamper pins are triggered based on the state of an external switch. Two switch mode
options are available, normally open or normally closed, based on the setting of the tamper
connect mode bit (TCMX). If the selected switch mode is normally open (TCMX = '1'), the
tamper pin will be triggered by being connected to VSS (if the TPMX bit is set to '0') or to VCC
(if the TPMX bit is set to '1'), through the closing of the external switch. When the external
switch is closed, the tamper bit (TBx) will be immediately set, allowing the user to determine
if the device has been physically tampered with. If the selected switch mode is normally
closed (TCMX = '0'), the tamper pin will be triggered by being pulled to VSS or to VOUT
(depending on the state of the TPMX bit), through an internal pull-up/pull-down resistor as a
result of opening the external switch.
When a tamper event occurs, the tamper bits (TB1 and/or TB2) will be immediately set if
TEBX = '1.'
If the tamper interrupt enable bit (TIEX) is set to a '1,' the IRQ/OUT pin will also be activated.
The IRQ/OUT output is cleared by a READ of the flags register (as seen in Figure 24 on
page 34), a reset of the TIE bit to '0,' or the RST output is asserted.
Note:
In order to avoid an inadvertent activation of the IRQ/OUT pin due to a prior tamper event,
the flag register (0Fh) should be read prior to resetting the TEBX bit.
The tamper bits are “read only” bits and are reset only by writing the tamper enable bit
(TEBX) to '0.' Thus, when servicing a tamper interrupt, the user should read the flags
register to clear the IRQ pin, then clear the TEBx bit to clear the TBx flag, followed by setting
TEBx to again enable the tamper circuit.
The tamper detect function operates both under normal power, and in battery backup. Even
if the trigger event occurs during a power-down condition, the tamper flag bit(s) will be set
correctly.
2.8
Sampling
As the switch mode normally closed (TCMX = '0') requires a greater amount of current to
maintain constant monitoring, the M41ST87Y/W offers a programmable tamper detect
sampling bit (TDSX) to reduce the current drawn on VCC or VBAT (see Figure 17 on
page 23). When enabled, the sampling frequency is once per second (1Hz), for a duration of
approximately 1 ms.
When TEBX is disabled, no current will be drawn by the tamper detection circuit. After a
tamper event has been detected, no additional current will be drawn.
Note:
The oscillator must be running for tamper detection to operate in the sampling mode. If the
oscillator is stopped, the tamper detection circuit will revert to constant monitoring.
Note:
Sampling in the tamper high mode (TPMX = '1') may be bypassed while on VCC by
connecting the TPxIN pin to VCC through an external resistor. This will allow constant
monitoring when VCC is “on” and revert to sampling when in battery backup (see Figure 14
on page 20).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com