SST25VF080B datasheet(8/36 Pages) MICROCHIP

8 / 36 page

S71296-05-000

02/11

8 Mbit SPI Serial Flash

SST25VF080B

Data Sheet

A Microchip Technology Company

Auto Address Increment (AAI)

The Auto Address Increment Programming-Status bit provides status on whether the device is in AAI

programming mode or Byte-Program mode. The default at power up is Byte-Program mode.

Block Protection (BP3,BP2, BP1, BP0)

The Block-Protection (BP3, BP2, BP1, BP0) bits define the size of the memory area, as defined in

Table 4, to be software protected against any memory Write (Program or Erase) operation. The Write-

Status-Register (WRSR) instruction is used to program the BP3, BP2, BP1 and BP0 bits as long as

WP# is high or the Block-Protect-Lock (BPL) bit is 0. Chip-Erase can only be executed if Block-Protec-

tion bits are all 0. After power-up, BP3, BP2, BP1 and BP0 are set to 1.

Block Protection Lock-Down (BPL)

WP# pin driven low (VIL), enables the Block-Protection-Lock-Down (BPL) bit. When BPL is set to 1, it

prevents any further alteration of the BPL, BP3, BP2, BP1, and BP0 bits. When the WP# pin is driven

high (VIH), the BPL bit has no effect and its value is “Don’t Care”. After power-up, the BPL bit is reset to

Table 4: Software Status Register Block Protection for SST25VF080B1

1. X = Don’t Care (RESERVED) default is “0

Protection Level

Status Register Bit2

2. Default at power-up for BP2, BP1, and BP0 is ‘111’. (All Blocks Protected)

Protected Memory Address

BP3

BP2

BP1

BP0

8 Mbit

None

Upper 1/16

F0000H-FFFFFH

Upper 1/8

E0000H-FFFFFH

Upper 1/4

C0000H-FFFFFH

Upper 1/2

80000H-FFFFFH

All Blocks

00000H-FFFFFH

All Blocks

00000H-FFFFFH

All Blocks

00000H-FFFFFH

T4.0 1296

SST25VF080B Scheda tecnica(PDF) 8 Page - Microchip Technology

SST25VF080B Scheda tecnica(HTML) 8 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Scheda tecnica Scarica

Link URL