R5F363AMDFB datasheet(56/119 Pages) RENESAS

56 / 119 page

R01DS0033EJ0200 Rev.2.00

Page 56 of 115

Feb 07, 2011

M16C/63 Group

5. Electrical Characteristics

5.1.5

Flash Memory Electrical Characteristics

Notes:

Set the PM17 bit in the PM1 register to 1 (one wait).

When the frequency is 1.8

≤ V

CC1 ≤ 3.0 V, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit

in the PM1 register to 1 (one wait)

Set the PM17 bit in the PM1 register to 1 (one wait). When using 125 kHz on-chip oscillator clock or sub clock as

the CPU clock source, a wait is not necessary.

Notes:

Definition of program and erase cycles:

The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n

(n = 1,000), each block can be erased n times. For example, if a block is erased after writing 2 word data 16,384

times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the

same address more than once without erasing the block (rewrite prohibited).

Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

In a system that executes multiple programming operations, the actual erasure count can be reduced by writing

to sequential addresses in turn so that as much of the block as possible is used up before performing an erase

operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase

operations to a certain number.

If an error occurs during block erase, attempt to execute the clear status register command, then execute the

block erase command at least three times until the erase error does not occur.

Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.

The data hold time includes time that the power supply is off or the clock is not supplied.

After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the

erase sequence cannot be completed.

Table 5.9

CPU Clock When Operating Flash Memory (f(BCLK))

VCC1 = 1.8 to 5.5 V, Topr = -20°C to 85°C/-40°C to 85°C unless otherwise specified.

Symbol

Parameter

Conditions

Standard

Unit

Min.

Typ.

Max.

CPU rewrite mode

10 (1)

MHz

f(SLOW_R)

Slow read mode

5 (3)

MHz

Low current consumption read mode

fC(32.768)

kHz

Data flash read

3.0 V < VCC1 ≤ 5.5 V

20 (2)

MHz

Table 5.10

Flash Memory (Program ROM 1, 2) Electrical Characteristics

VCC1 = 2.7 to 5.5 V at Topr = 0°C to 60°C (option: -40°C to 85°C), unless otherwise specified.

Symbol

Parameter

Conditions

Standard

Unit

Min.

Typ.

Max.

Program and erase cycles (1), (3), (4) VCC1 = 3.3 V, Topr = 25°C

1,000 (2)

times

2 word program time

VCC1 = 3.3 V, Topr = 25°C

150

4000

μs

Lock bit program time

VCC1 = 3.3 V, Topr = 25°C

3000

μs

Block erase time

VCC1 = 3.3 V, Topr = 25°C

0.2

3.0

td(SR-SUS)

Time delay from suspend request

until suspend

Interval from erase start/restart

until following suspend request

μs

Suspend interval necessary for

auto-erasure to complete (7)

Time from suspend until erase

restart

μs

Program, erase voltage

2.7

5.5

Read voltage

Topr= -20°C to 85°C/-40°C to 85°C

2.7

5.5

Program, erase temperature

°C

tPS

Flash memory circuit stabilization wait time

μs

Data hold time (6)

Ambient temperature = 55

°C

year

f BCLK

()

----------------

f BCLK

()

----------------

R5F363AMDFB Scheda tecnica(PDF) 56 Page - Renesas Technology Corp

R5F363AMDFB Scheda tecnica(HTML) 56 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL