ICS5342 datasheet(7/35 Pages) IDT

7 / 35 page

ICS5342

GENDAC

* Characterized values only

DAC Characteristics

Parameter

Symbol

Min

Max

Units

Test Conditions

Maximum output voltage

Vo (max)

1.5

Io ≤ 10 mA

Maximum output current

Io (max)

Vo ≤ 1V

Full scale error

± 5

note A, B

DAC to DAC correlation

±2

note B

Integral Linearity, 6-bit

±0.5

LSB

note B

Integral Linearity, 8-bit

±1

LSB

note B

Full scale settling time*, 6-bit

note C

Full scale settling time*, 8-bit

note C

Rise time (10% to 90%)*

note C

Glitch energy*

200

pV.s

note C

PLL AC Characteristics

Parameter

Symbol

Min

Max

Units

Test Conditions

Clock 0 operating range

135

MHz

Clock 1 operating range

135

MHz

Output clocks rise time*

25 pF load, TTL levels

Output clocks fall time*

25 pF load, TTL levels

Duty Cycle*

40/60

60/40

Jitter, one sigma*

j1s

130 ps

Jitter, absolute*

jabs

-300 ps

300 ps

Input reference frequency*

fref

MHz

Typically 14.318 MHz

AC Electrical Characteristics (note: J)

Parameter

Symbol

80 MHZ

110MHz

135Mhz

Units

Test

Conditions

Min

Max

Min

Max

Min

Max

PCLK period

tCHCH

12.5

9.09

7.4

PCLK jitter

∆t

CHCH*

±2.5

+2.5

note D

PCLK width low

tCLCH

3.6

PCLK width high

tCHCL

3.6

Pixel word setup time

tPVCH

332ns

note E

Pixel word hold time

tCHPX

321ns

note E

BLANK* setup time

tBVCH

332ns

note E

BLANK* hold time

tCHBX

321ns

note E

PCLK to valid DAC

output

tCHAV*

note F

ICS5342

16-Bit Integrated Clock-LUT-DAC

TSD

IDT™ / ICS™ 16-Bit Integrated Clock-LUT-DAC

ICS5342

ICS5342 Scheda tecnica(PDF) 7 Page - Integrated Device Technology

ICS5342 Scheda tecnica(HTML) 7 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Scheda tecnica Scarica

Link URL