TS3002 datasheet(3/11 Pages) TOUCHSTONE

3 / 11 page

TS3002

TS3002DS r1p0

Page 3

RTFDS

ELECTRICAL CHARACTERISTICS

VDD = 1V, VCNTRL = VDD, VBOOST = 0V, RSET = 4.32MΩ, CSET = 7.9pF, RLOAD(FOUT) = Open Circuit, CLOAD(FOUT) = 0pF, CLOAD(PWM) = 0pF unless

otherwise noted. Values are at TA = 25°C unless otherwise noted. See Note 1.

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Supply Voltage

VDD

0.9

1.8

Supply Current

IDD

1.5

µA

-40°C

≤ T

A ≤ 85°C

2.8

VCNTRL = 0.15 x VDD

2.1

3.7

-40°C

≤ T

A ≤ 85°C

5.4

VBOOST = VDD

2.16

3.2

-40°C

≤ T

A ≤ 85°C

4.8

VBOOST = VDD, VCNTRL = 0.15 x VDD

3.6

5.3

-40°C

≤ T

A ≤ 85°C

7.3

FOUT Period

tFOUT

40.6

µs

-40°C

≤ T

A ≤ 85°C

34.7

45.6

VBOOST = VDD

39.5

-40°C

≤ T

A ≤ 85°C

FOUT Period Line

Regulation

Δt

FOUT/V

≤ V

DD ≤ 1.8V

1.3

%/V

VBOOST = VDD

-1.6

FOUT Period

Temperature Coefficient

Δt

FOUT/ΔT

0.044

%/°C

VBOOST = VDD

0.086

PWMOUT Duty Cycle

DC(PWMOUT)

VCNTRL = 0.03 x VDD

4.5

8.9

VCNTRL = 0.15 x VDD

49.3

VCNTRL = 0.27 x VDD

90.5

VCNTRL = 0.03 x VDD

VBOOST = VDD

4.5

8.5

12.5

VCNTRL = 0.15 x VDD

50.4

VCNTRL = 0.27 x VDD

91.2

FOUT, PWMOUT

Rise Time

tRISE

See Note 2, CL = 15pF

8.6

FOUT, PWMOUT

Fall Time

tFALL

See Note 2, CL = 15pF

7.9

FOUT Jitter

See Note 3

0.08

RSET Pin Voltage

V(RSET)

0.3

CNTRL Output Current

ICNTRL

-40°C

≤ T

A ≤ 85°C

PWMOUT Enable

VPWM_EN

(VDD - VCNTRL ), 0.9V < VDD < 1.8V

375

PWMOUT Disable

VPWM_DIS

(VDD - VCNTRL ), 0.9V < VDD < 1.8V

131

BOOST Enable

VIH

(VDD – VBOOST ), 0.9V < VDD < 1.8V

BOOST Disable

VIL

0.9V < VDD < 1.8V

BOOST Input Current

IBOOST

High Level Output

Voltage, FOUT and

PWMOUT

VDD - VOH

IOH = 1mA

160

Low-level Output

Voltage, FOUT and

PWMOUT

VOL

IOL = 1mA

140

Note 1: All devices are 100% production tested at TA = +25°C and are guaranteed by characterization for TA = TMIN to TMAX, as specified.

Note 2: Output rise and fall times are measured between the 10% and 90% of the VDD power-supply voltage levels. The specification is based

on lab bench characterization and is not tested in production.

Note 3: Timing jitter is the ratio of the peak-to-peak variation of the period to the mean of the period. The specification is based on lab bench

characterization and is not tested in production.

TS3002 Scheda tecnica(PDF) 3 Page - Touchstone Semiconductor Inc

TS3002 Scheda tecnica(HTML) 3 Page - Touchstone Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Scheda tecnica Scarica

Link URL