CS5464 datasheet(8/46 Pages) CIRRUS

8 / 46 page

CS5464

DS682F3

ANALOG CHARACTERISTICS (Continued)

Notes: 3. Applies before system calibration.

4. All outputs unloaded. All inputs CMOS level.

5. Measurement method for PSRR: VREFIN tied to VREFOUT, VA+ = VD+ = 5 V, a 150 mV

(zero-to-peak) (60 Hz) sinewave is imposed onto the +5 V DC supply voltage at VA+ and VD+ pins. The

“+” and “-” input pins of both input channels are shorted to AGND. The CS5464 is then commanded to

continuous conversion acquisition mode, and digital output data is collected for the channel under test.

The (zero-to-peak) value of the digital sinusoidal output signal is determined, and this value is converted

into the (zero-to-peak) value of the sinusoidal voltage (measured in mV) that would need to be applied

at the channel’s inputs, in order to cause the same digital sinusoidal output. This voltage is then defined

as Veq. PSRR is (in dB):

When voltage level on PFMON is sagging, and LSD bit = 0, the voltage at which LSD is set to 1.

If the LSD bit has been set to 1 (because PFMON voltage fell below PMLO), this is the voltage level on

PFMON at which the LSD bit can be permanently reset back to 0.

Parameter

Symbol

Min

Typ

Max

Unit

Analog Inputs (Voltage Inputs)

Differential Input Range

[(VIN+) – (VIN-)]

VIN

500

mVP-P

Total Harmonic Distortion

THD

Crosstalk from Current Inputs at Full Scale

(50, 60 Hz)

--70

Input Capacitance

All Gain Ranges

2.0

Effective Input Impedance

EII



Noise (Referred to Input)

140

µVrms

Offset Drift (Without the High-pass Filter)

16.0

µV/°C

Gain Error

(Note 3)

±3.0

Temperature

Temperature Accuracy

±5

°C

Power Supplies

Power Supply Currents (Active State)

IA+

ID+ (VA+ = VD+ = 5 V)

ID+ (VA+ = 5 V, VD+ = 3.3 V)

PSCA

PSCD

1.5

3.5

2.3

Power Consumption

Active State (VA+ = VD+ = 5 V)

(Note 4)

Active State (VA+ = 5 V, VD+ = 3.3 V)

Stand-by State

Sleep State

Power Supply Rejection Ratio (50, 60 Hz)

(Note 5)

Voltage

Current (Gain = 50x)

Current (Gain = 10x)

PSRR

PFMON Low-voltage Trigger Threshold

(Note 6)

PMLO

2.3

2.45

PFMON High-voltage Power-on Trip Point

(Note 7)

PMHI

2.55

2.7

PSRR

150

----------

log



CS5464 Scheda tecnica(PDF) 8 Page - Cirrus Logic

CS5464 Scheda tecnica(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Scheda tecnica Scarica

Link URL