Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

LTC4253 Scheda tecnica(PDF) 23 Page - Linear Technology

Il numero della parte LTC4253
Spiegazioni elettronici  Negative Voltage Hot Swap Controllers
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  LINER [Linear Technology]
Homepage  http://www.linear.com
Logo LINER - Linear Technology

LTC4253 Scheda tecnica(HTML) 23 Page - Linear Technology

Back Button LTC4253 Datasheet HTML 19Page - Linear Technology LTC4253 Datasheet HTML 20Page - Linear Technology LTC4253 Datasheet HTML 21Page - Linear Technology LTC4253 Datasheet HTML 22Page - Linear Technology LTC4253 Datasheet HTML 23Page - Linear Technology LTC4253 Datasheet HTML 24Page - Linear Technology LTC4253 Datasheet HTML 25Page - Linear Technology LTC4253 Datasheet HTML 26Page - Linear Technology LTC4253 Datasheet HTML 27Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 36 page
background image
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
23
425212fd
APPLICATIONS INFORMATION
satisfied before a GATE start-up cycle begins. SS ramps up
as dictated by RSS • CSS; GATE is held low by the analog
current limit amplifier until SS crosses 20 • VOS. Upon
releasing GATE, 58μA sources into the external MOSFET
gate and compensation network. When the GATE voltage
reaches the MOSFET’s threshold, current begins flowing
into the load capacitor at time point 5. At time point 6,
load current reaches the SS control level and the analog
current limit loop activates. Between time points 6 and 8,
the GATE voltage is servoed, the SENSE voltage is regulated
at VACL(t) and soft-start limits the slew rate of the load
current. If the SENSE voltage (VSENSE – VEE) reaches the
VCB threshold at time point 7, the circuit breaker TIMER
activates. The TIMER capacitor, CT, is charged by a (230μA
+ 8 • IDRN) current pull-up. As the load capacitor nears full
charge, load current begins to decline. At point 8, the load
current falls and the SENSE voltage drops below VACL(t).
The analog current limit loop shuts off and the GATE pin
ramps further. At time point 9, the SENSE voltage drops
below VCB and the fault TIMER cycle ends, followed by a
5.8μA discharge cycle (cool off). When GATE ramps past
VGATEH threshold at time point 10, PWRGD pulls low. At
time point 11, GATE reaches its maximum voltage as
determined by VIN.
5.8μA
58μA
5.8μA
5.8μA
58μA
GATE
START-UP
INITIAL TIMING
UV CLEARS VUVHI, CHECK OV < VOVHI, GATE < VGATEL, SENSE < VCB
OS AND TIMER < VTMRL
12
3 4 56
7
8 9
TIMER CLEARS VTMRL, CHECK GATE < VGATEL, SENSE < VCB
OS
1011
425212 F10
GND – VEE OR
(–48RTN) – (–48V)
UV/OV
VIN
TIMER
GATE
SENSE
VOUT
SS
DRAIN
PWRGD
VLKO
VUVHI
VACL
VCB
DRN
OS
VIN – VGATEH
VDRNL
VDRNCL
CB + VOS)
ACL + VOS)
VGATEL
VTMRL
VTMRH
Figure 10. Power-Up Timing with a Short Pin (All Waveforms Are Referenced to VEE)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com